Droop response system IP made available for SoC designs
By Majeed Ahmad, EDN (June 14, 2023)
A new off-the-shelf synthesizable IP is available for system-on-chip (SoC) designs: an integrated droop response system. Besides detecting and responding to voltage droops, the IP incorporates extensive monitoring and observability features to facilitate valuable insight into silicon health and lifecycle management.
Movellus also claims that its IP platform simultaneously addresses the challenges of voltage droop and enables fine-grained dynamic voltage and frequency scaling (DVFS) capability, significantly reducing the power consumption of complex SoC while increasing their operational reliability. The Sunnyvale, California-based company is targeting this IP solution at the complex, power-sensitive SoCs and claims it enables a power saving of more than 10%.
To read the full article, click here
Related News
- Movellus Announces Industry-First Integrated Droop Response System for SoCs
- TES offers CAN Flexible Data-Rate Controller IP Core for System-on-Chip (SoC) Designs
- TES offers PKCS IP Core for System-on-Chip (SoC) Designs
- Qualitas Semiconductor Signs First ASIL-B-Compliant MIPI Sub-system IP Agreement for Autonomous ADAS SoC
Latest News
- SEMIFIVE Pulls Ahead in AI ASIC Market, Expanding Lead with Successive NPU Project Wins
- M31 Reports Record NT$1.78 Billion Revenue in 2025 as Advanced Node Royalties Begin to Emerge
- Silvaco Reports Fourth Quarter and Full-Year 2025 Financial Results
- Klepsydra Technologies and BrainChip Announce Strategic Partnership to Deliver Heterogeneous AI Runtime for Akida™ Neuromorphic Processors
- Alchip Reports ASIC-Leading 2nm Developments