Droop response system IP made available for SoC designs
By Majeed Ahmad, EDN (June 14, 2023)
A new off-the-shelf synthesizable IP is available for system-on-chip (SoC) designs: an integrated droop response system. Besides detecting and responding to voltage droops, the IP incorporates extensive monitoring and observability features to facilitate valuable insight into silicon health and lifecycle management.
Movellus also claims that its IP platform simultaneously addresses the challenges of voltage droop and enables fine-grained dynamic voltage and frequency scaling (DVFS) capability, significantly reducing the power consumption of complex SoC while increasing their operational reliability. The Sunnyvale, California-based company is targeting this IP solution at the complex, power-sensitive SoCs and claims it enables a power saving of more than 10%.
To read the full article, click here
Related News
- Movellus Announces Industry-First Integrated Droop Response System for SoCs
- HighTec C/C++ Compiler Suite Supports Nuclei System Technology’s RISC-V IP for High Safety and Security Applications in Automotive
- Mirabilis Design Accelerates SoC Development with New System-Level IP Library for Cadence Tensilica Processors
- Samsung Foundry Certifies Cadence System Analysis and Advanced Packaging Design Tool Flow for 2.5/3D Chip Designs
Latest News
- Will RISC-V reduce auto MCU’s future risk?
- Frontgrade Gaisler Launches New GRAIN Line and Wins SNSA Contract to Commercialize First Energy-Efficient Neuromorphic AI for Space Applications
- Continuous-Variable Quantum Key Distribution (CV-QKD) system demonstration
- Latest intoPIX JPEG XS Codec Powers FOR-A’s FA-1616 for Efficient IP Production at NAB 2025
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications