Dillon Engineering Releases Second Generation FFT IP Core
April 15, 2002 - Dillon Engineering today anounced the release of its FFT IP Core Version 2.0. The FFT IP Core is designed using ParaCore Architect TM which results in a core that can be tailored to meet the needs of any application. This IP Core is very well suited for any FPGA or ASIC device.
Some new features of the DE FFT IP Core V2.0 are:
- Integrated Hanning Window (user defined)
- Optional Magnitude Output
- Significant reductions is logic and memory usage
- Improved performance by up to 50%
- Increased accuracy with double width additions as part of complex multiplies
- Increased accuracy with true 1 + 0j and 0 + 1j twiddle factors
The FFT IP Core V2.0 is available for immediate delivery complete with test bench, support, HDL source, and targeted EDIF.
Current licensee's should contact DE IP Cores for upgrade details. Licensees on maintenance are entitled to the update at no charge.
Related Semiconductor IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
- RISC-V Debug & Trace IP
Related News
- Sundance and Dillon Marry Fastest FFT with Fastest Virtex-5 LXT FPGA
- DE Releases UltraLong FFT IP Cores for Xilinx FPGAs
- Renesas Unveils the First Generation of Own 32-bit RISC-V CPU Core Ahead of Competition
- IP Cores, Inc. ships new FFT4T Streaming Multi-Channel FFT Core
Latest News
- Qualitas Semiconductor Secures Strategic IP Licensing Agreement for MIPI Solutions
- Chinese RISC-V Chipmaker SpacemiT Launches K3 AI CPU, Highlighting the Rise of Open-Source Hardware in Intelligent Computing
- Weebit Nano Q2 FY26 Quarterly Activities Report
- Arasan announces the immediate availability of the industries first xSPI NOR + eMMC NAND Combo PHY IP
- AMIQ EDA Gives AI Agents Access to Essential Design and Verification Data