Dillon Engineering Releases Second Generation FFT IP Core
April 15, 2002 - Dillon Engineering today anounced the release of its FFT IP Core Version 2.0. The FFT IP Core is designed using ParaCore Architect TM which results in a core that can be tailored to meet the needs of any application. This IP Core is very well suited for any FPGA or ASIC device.
Some new features of the DE FFT IP Core V2.0 are:
- Integrated Hanning Window (user defined)
- Optional Magnitude Output
- Significant reductions is logic and memory usage
- Improved performance by up to 50%
- Increased accuracy with double width additions as part of complex multiplies
- Increased accuracy with true 1 + 0j and 0 + 1j twiddle factors
. has been updated to include the FPGA logic requirements for various sizes and speeds of FFTs.
The FFT IP Core V2.0 is available for immediate delivery complete with test bench, support, HDL source, and targeted EDIF.
Current licensee's should contact DE IP Cores for upgrade details. Licensees on maintenance are entitled to the update at no charge.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related News
- Sundance and Dillon Marry Fastest FFT with Fastest Virtex-5 LXT FPGA
- DE Releases UltraLong FFT IP Cores for Xilinx FPGAs
- Renesas Unveils the First Generation of Own 32-bit RISC-V CPU Core Ahead of Competition
- Silicon-Proven 14-Bit 4.32 GSps Wide Band ADC IP core Time-Interleaved Pipeline Solution Now Available for Whitebox Licensing with No Royalty
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers