Dillon Engineering Releases Second Generation FFT IP Core
April 15, 2002 - Dillon Engineering today anounced the release of its FFT IP Core Version 2.0. The FFT IP Core is designed using ParaCore Architect TM which results in a core that can be tailored to meet the needs of any application. This IP Core is very well suited for any FPGA or ASIC device.
Some new features of the DE FFT IP Core V2.0 are:
- Integrated Hanning Window (user defined)
- Optional Magnitude Output
- Significant reductions is logic and memory usage
- Improved performance by up to 50%
- Increased accuracy with double width additions as part of complex multiplies
- Increased accuracy with true 1 + 0j and 0 + 1j twiddle factors
. has been updated to include the FPGA logic requirements for various sizes and speeds of FFTs.
The FFT IP Core V2.0 is available for immediate delivery complete with test bench, support, HDL source, and targeted EDIF.
Current licensee's should contact DE IP Cores for upgrade details. Licensees on maintenance are entitled to the update at no charge.
Related Semiconductor IP
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- Flexible Pixel Processor Video IP
- 1.6T/3.2T Multi-Channel MACsec Engine with TDM Interface (MACsec-IP-364)
- 100G MAC and PCS core
Related News
- IP Cores, Inc. ships new FFT4T Streaming Multi-Channel FFT Core
- Sundance and Dillon Marry Fastest FFT with Fastest Virtex-5 LXT FPGA
- DE Releases UltraLong FFT IP Cores for Xilinx FPGAs
- Renesas Unveils the First Generation of Own 32-bit RISC-V CPU Core Ahead of Competition
Latest News
- EXTOLL collaborates with ERIDAN as a Key Partner for Lowest Power High-Speed SerDes IP on GlobalFoundries’ 22FDX
- Beijing tries to hinder diversification out of China
- Two ways of looking at the U.S. government 10% stake in Intel
- The FOSSI Foundation Announces the release of LibreLane, the successor to OpenLane
- DEEPX Signs 2nm Process Agreement with Samsung Foundry to Develop World’s First On-Device Generative AI Chip ‘DX-M2’