DAC panel spotlights rise of IP subsystems
Dylan McGrath, EETimes
6/7/2012 1:41 AM EDT
SAN FRANCISCO—Intellectual property (IP) reuse in SoC design is increasing, creating challenges in compatibility and complexity, according to executives on a Design Automation Conference (DAC) panel. To minimize this complexity, panelists said, the semiconductor industry will increasingly turn to IP subsystems—larger chunks of IP that have been stitched together from many smaller blocks and pre-verified to ensure performance.
Naveed Sherwani, president and CEO of chip design and manufacturing services provider Open-Silicon Inc., said he was happy to see that IP reuse was finally occurring on a large scale, but said the trend is creating challenges.
To read the full article, click here
Related Semiconductor IP
- UCIe Chiplet PHY & Controller
- MIPI D-PHY1.2 CSI/DSI TX and RX
- Low-Power ISP
- eMMC/SD/SDIO Combo IP
- DP/eDP
Related News
- GUC Announces Adoption of HBM3E IP by CSP Data Center
- eMemory Won TSMC OIP Partner of the Year Award for the Outstanding Development of its NVM IP on Advanced Nodes
- Silicon Creations Awarded TSMC's 2024 Open Innovation Platform Partner of the Year for Mixed Signal IP
- Unveiling the Availability of Industry's First Silicon-Proven 3nm, 24Gbps UCIe™ IP Subsystem with TSMC CoWoS® Technology
Latest News
- Global Semiconductor Sales Increase 17.1% Year-to-Year in February
- Altera Starts Production Shipments of Industry’s Highest Memory Bandwidth FPGA
- Blumind reimagines AI processing with breakthrough analog chip
- 32-bit RISC-V processor based on two-dimensional semiconductors
- pSemi Files Patent Infringement Lawsuit Against Cirrus Logic and Lion Semiconductor