D&R to help build Taiwan IP repository
D&R to help build Taiwan IP repository
By Peter Clarke, EE Times
December 4, 2000 (11:00 a.m. EST)
URL: http://www.eetimes.com/story/OEG20001204S0001
LONDON The Industrial Technology Research Institute (ITRI) will use the IP Manager series of XML-based software from Design and Reuse (D&R) to develop, deliver, support and exchange semiconductor intellectual property that ITRI will hold in a repository for a number Taiwanese chip companies. According to Design and Reuse (in which CMP Media Inc., the publisher of EE Times, holds a 19 percent stake), ITRI (Hsinchu, Taiwan) plans to create an Internet-based catalog for semiconductor IP vendors in Taiwan. Design and Reuse (Grenoble, France) said ITRI will use D&R's IP Catalog Builder and IP Profiler software to provide visibility and control data access online. "D&R technology is simple to use, and XML metadata storage offered real management power," said Jyuo-Min Shyu, vice president of ITRI. "We will train our designers with D&R tools to build an IP cata log for easy search of silicon IP information and to foster the growth of the IP business in Taiwan." Shyu is responsible for the Electronics Research & Service Organization and System-on-Chip (SoC) Technology Center at ITRI. He is also president of the Secretariat of the Silicon IP Consortium in Taiwan, a group reported to comprise 43 member companies. "We are glad to provide our intranet reuse management technology to ITRI and to meet their needs in the future, from IP to SoC," said Gabriele Saucier, founder and chief executive of officer of Design and Reuse. Saucier said D&R "expects further collaborations with industrial partners in Taiwan."
Related Semiconductor IP
- USB 20Gbps Device Controller
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- AGILEX 7 R-Tile Gen5 NVMe Host IP
- 100G PAM4 Serdes PHY - 14nm
Related News
- Indian Startup Builds Full-Stack Edge AI Chips Using In-House IP
- Taiwan Industrial Technology Research Institute (ITRI) to Build Semiconductor IP Delivery and Design Management Systems using D&R's IP Manager Series(tm)
- Magillem and Green Hills Software to build a bridge and help software teams debug with MULTI IDE based on accurate automatically updated IEEE1685 compliant hardware description
- Taiwan Startups Build on Hardware Heritage with AI Focus
Latest News
- Qualitas Semiconductor Successfully Demonstrates Live UCIe PHY IP at AI Infra Summit 2025
- Silicon Creations Announces 1000th Production FinFET Tapeout at TSMC and Immediate Availability of Full IP Library on TSMC N2 Technology
- Intel and NVIDIA to Jointly Develop AI Infrastructure and Personal Computing Products
- Comcores MACsec IP is compliant with the OPEN Alliance Standard
- Sofics joins GlobalFoundries’ GlobalSolutions Ecosystem to Enhance Chip Robustness, Performance and Design Efficiency