D&R to help build Taiwan IP repository
D&R to help build Taiwan IP repository
By Peter Clarke, EE Times
December 4, 2000 (11:00 a.m. EST)
URL: http://www.eetimes.com/story/OEG20001204S0001
LONDON The Industrial Technology Research Institute (ITRI) will use the IP Manager series of XML-based software from Design and Reuse (D&R) to develop, deliver, support and exchange semiconductor intellectual property that ITRI will hold in a repository for a number Taiwanese chip companies. According to Design and Reuse (in which CMP Media Inc., the publisher of EE Times, holds a 19 percent stake), ITRI (Hsinchu, Taiwan) plans to create an Internet-based catalog for semiconductor IP vendors in Taiwan. Design and Reuse (Grenoble, France) said ITRI will use D&R's IP Catalog Builder and IP Profiler software to provide visibility and control data access online. "D&R technology is simple to use, and XML metadata storage offered real management power," said Jyuo-Min Shyu, vice president of ITRI. "We will train our designers with D&R tools to build an IP cata log for easy search of silicon IP information and to foster the growth of the IP business in Taiwan." Shyu is responsible for the Electronics Research & Service Organization and System-on-Chip (SoC) Technology Center at ITRI. He is also president of the Secretariat of the Silicon IP Consortium in Taiwan, a group reported to comprise 43 member companies. "We are glad to provide our intranet reuse management technology to ITRI and to meet their needs in the future, from IP to SoC," said Gabriele Saucier, founder and chief executive of officer of Design and Reuse. Saucier said D&R "expects further collaborations with industrial partners in Taiwan."
Related Semiconductor IP
Related News
- Mythic Acquires Videantis, One of Europe’s Leading Digital Processor IP Companies, to Build the World’s Most Energy-Efficient AI Compute Platform
- Chip Interfaces Appoints Avant Technology as one of its distributors for Taiwan and China to Expand Business Opportunities in the IP Market
- Magillem and Green Hills Software to build a bridge and help software teams debug with MULTI IDE based on accurate automatically updated IEEE1685 compliant hardware description
- Taiwan Startups Build on Hardware Heritage with AI Focus
Latest News
- Sofics Extends Interface Voltage Options in TSMC FinFET and Nanosheet Technologies
- aiMotive and Cadence Demonstrate Layer-by-Layer Workload Placement Across Independent AI Engines
- Alchip collaborates with Synopsys to Address Scale Up and Out Bandwidth Constraints
- M31 and Ambiq Collaborate on TSMC N12e® Foundation IP to Address Demanding SoC Power and Area Targets
- Siemens and TSMC advance AI-powered semiconductor design automation