AlpCode Introduces Family of Efficient Cryptographic Hash Cores
August 29, 2013 -- AlpCode™, established provider of industry-leading software implementations of cryptographic algorithms, introduced the AlpCode SHA family, a range of efficient hardware implementations of the Secure Hash Standard (NIST FIPS 180-4) algorithms.
With their innovative architecture, Alpcode SHA Tiny cores provide higher performance using less logic than competitive offerings, allowing customers to reduce power consumption and achieve good performance in a very small footprint.
The Alpcode SHA Tiny cores for SHA-512 (supporting 384, 512 and 512/t variants) are available immediately, while SHA-256 support and AlpCode SHA Fast cores are scheduled for release next month.
About AlpCode
Based in Hørte, Norway, AlpCode (www.alpcode.com) is a division of Custom Solutions Group S.A. and makes innovative and market-leading software and hardware implementations of cryptographic algorithms. Its founder, Dag Arne Osvik, has a PhD in Cryptology and is well known in the cryptographic community for his many record breaking fast software implementations.
Related Semiconductor IP
- SHA IP Core with native SHA2-256 HMAC support
- 256-bit SHA Secure Hash Crypto Engine
- SHA 256-bit hash generator
- L2 cache/cluster shared memory option for multicore versions of ARC HS5x and HS6x processors
- SHA3 core for accelerating NIST FIPS 202 Secure Hash Algorithm
Related News
- Synopsys Announces Industry's First Security IP Solutions for New SHA-3 Cryptographic Hash Standard
- Accelerate SHA-3 Cryptographic Hash Processing with New Hardware IP Core
- Xiphera Launches xQlave™ Product Family of Quantum-Secure Cryptographic IP Cores
- Xiphera Enhances the Performance of Its Portfolio with New Cryptographic IP Cores
Latest News
- Quadric Announces Lee Vick is New VP Worldwide Sales
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification