Creonic Introduces Microchip FPGAs as Supported Technologies
Kaiserslautern, Germany, July 11, 2022 – Creonic GmbH, the market leader in IP cores for satellite communications, today announced general support for Microchip FPGAs. IP cores can now be provided for low-power families such as PolarFire® and IGLOO® 2, SoC FPGAs like PolarFire SoC and SmartFusion® 2 SoC and furthermore radiation-tolerant devices such as RT PolarFire and RTG4™.
In particular in space applications, low-power and radiation-tolerant FPGAs are very popular. As such, Microchip FPGAs are widely adopted in this domain. Based on customer demand, Creonic introduced the Microchip tool flow with the Libero® SoC Design Suite, being able to deliver a good deal of its portfolio for the Microchip FPGA ecosystem. Where needed, features like Error Detection and Correction (EDAC) of the built-in SRAM-based RAM blocks are exploited.
Customers benefit from access to the broad IP core portfolio covering standards like CCSDS, DVB-S2/DVB-S2X and DVB-RCS2. These are first choice for satellite communication and further near-earth or deep-space applications. Forward Error Correction (FEC) algorithms covered are Turbo, LDPC, Polar, RS, BCH, and convolutional coding.
About Creonic GmbH
Creonic is an ISO 9001:2015 certified provider of ready-for-use IP cores for several algorithms of communications such as forward error correction (LDPC, Turbo, Polar), modulation, and synchronization. The company offers the richest product portfolio in this field, covering standards like 5G, 4G, DVB-S2X, DVB-RCS2, DOCSIS 3.1, WiFi, WiGig, and UWB. The products are applicable for ASIC and FPGA technology and comply with the highest requirements with respect to quality and performance. For more information please visit our website at www.creonic.com.
Related Semiconductor IP
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
Related News
- Microchip Adds Second Development Tool Offering for Designers Using Its Low-Power PolarFire RISC-V SoC FPGA for Embedded Vision Applications at the Edge
- First RISC-V-Based System-on-Chip (SoC) FPGA Enters Mass Production
- Microchip Showcases RISC-V-Based FPGA and Space-Compute Solutions at RISC-V Summit
- Aldec Releases Automated Static Linting and CDC Analysis for Microchip FPGA and SoC FPGA Designs
Latest News
- True Circuits Introduces the Low-jitter Digital Ultra+ PLL at the Design Automation Conference
- Launch of BrainChip Developer Hub Accelerates Event-Based AI Innovation on Akida™ Platform with Release of MetaTF 2.13
- Agnisys Ignites DAC 2025 with IDesignSpec Suite v9, IDS-FPGA Launch, AI² and IDS-Integrate Enhancements.
- CAST Launches Multi-Channel DMA IP Core Ideal for Streaming Applications
- ZeroRISC Gets $10 Million Funding, Says Open-Source Silicon Security ‘Inevitable’