Credo Demonstrates Robust 200G & 400G Connectivity Product Solutions at Computex 2018
High Performance Devices Enable Next Generation Datacenter and Enterprise Networks
Taipei, TW -- June 7, 2018 -- Credo, a global innovation leader in Serializer-Deserializer (SerDes) technology, today announced it will conduct multiple product demonstrations at Computex showcasing its core low power, high performance 56G SerDes technology as the enabler for 200G and 400G network connectivity. The conference starts today at the TWTC Exhibition Hall 1, Taipei Nangang Exhibition Center, Hall 1, Taipei International Convention Center, with exhibits taking place June 5 through June 9.
‘’Datacenter, enterprise and high performance computing environments require continued innovation for serial link technology to meet the ever growing thoughput demand,”said Jeff Twombly, vice president of business development at Credo. “Our 200G and 400G demonstrations highlight Credo’s advanced technology and product readiness to enable current and next generation platforms.”
Credo is demonstrating a wide range of its connectivity product portfolio.
- 400G and 800G Retimers
- 400GG Bit Mux and Gearbox
- 400G DR4/FR4 Mixed Signal DSP for Optical Modules
- 200G and 400G ACC (Active Copper Cable) Solutions
- Credo enabled Multipurpose BERT
The demonstrations will be in the Credo booth M1333 on the 4th Floor.
About Credo
Credo is a leading provider of high performance, mixed-signal semiconductor solutions for the data center, enterprise networking and high performance computing markets. Credo's advanced Serializer-Deserializer (SerDes) technology delivers the bandwidth scalability and end-to-end signal integrity for next generation platforms requiring single-lane 25G, 50G, and 100G connectivity. The company makes its SerDes available in the form of Intellectual Property (IP) licensing on the most advanced processing nodes and with complementary product families focused on extending reach and multiplexing to higher data rates: www.credosemi.com
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- Credo Demonstrates Industry Leading SerDes on TSMC's 7nm Process at TSMC 2018 OIP Forum and Technology Symposium in Amsterdam
- Credo First to Publicly Demonstrate 112G SerDes in 7nm at TSMC's 2018 China OIP Forum
- TAK'ASIC to showcase blazing fast system-on-chip printer solution for Computex IT show
- Credo Semiconductor Breaks Through the 50Gb/s NRZ Serial Data Rate Barrier - Deliver The Most Advanced SerDes
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs