Chiplet Ecosystem Slowly Picks up Steam
By Dylan McGrath, EETimes
June 18, 2019
SANTA CLARA, Calif. — Momentum continues to coalesce slowly around the creation of an open chiplet ecosystem, enabling the heterogeneous integration of chiplets from multiple vendors in a system-in-package.
Chiplets represent one of several efforts to compensate for slowing performance gains through brute force scaling; it's the slowing of Moore's Law. While individual chip companies including Intel, Marvell, and startup zGlue — as well as system companies such as Cisco — have had some success in creating their own chiplet ecosystems, efforts to date have relied on proprietary multi-chip interfaces.
The development of an industry-wide open chiplet ecosystem that would allow designers to assemble "best of breed" chips incorporating components from multiple vendors requires not only standard open interfaces but also technology advancements in areas such as wafer testing and thermal management and the creation of new business models.
To read the full article, click here
Related Semiconductor IP
- NPU IP Core for Mobile
- NPU IP Core for Edge
- Specialized Video Processing NPU IP
- HYPERBUS™ Memory Controller
- AV1 Video Encoder IP
Related News
- OpenFive Launches Die-to-Die Interface Solution for Chiplet Ecosystem
- DDR5 Ecosystem Ramps Up
- Leaders in Semiconductors, Packaging, IP Suppliers, Foundries, and Cloud Service Providers Join Forces to Standardize Chiplet Ecosystem
- Cadence Collaborates with Arm to Jumpstart the Automotive Chiplet Ecosystem
Latest News
- Jim Keller: ‘Whatever Nvidia Does, We’ll Do The Opposite’
- FlexGen Streamlines NoC Design as AI Demands Grow
- IntoPIX Presents Its New Titanium Software Suite: Empowering AV-Over-IP Workflows With Speed, Quality & Interoperability
- Global Semiconductor Sales Increase 2.5% Month-to-Month in April
- Speedata Raises $44M to Launch First-Ever Chip Designed Specifically for Accelerating Big Data Analytics - Compute's Second Largest Workload