ChipIdea Characterized USB2.0 PHY Transceiver Macrocells.
Porto Salvo – October 16, 2003
, Chipidea broadens its offering of USB2.0 PHY Transceiver Macrocell 0.18 um solutions in the world leading foundries, including Tower, TSMC, UMC, Chartered and SMIC.
Chipidea’s USB2.0 PHY solutions are based on a modular platform concept that supports several customer-specific flavors, including Device and Host applications. They all have a very compact layout (Core area ~0.8 mm2). They offer the best energy efficiency on the market with 120 mW power dissipation in HS Transmission Mode, and include the following features:
- UTMI Intel specification compliant
- USB2.0 Integration in both Device and Host applications
- Serialize and de-serialize the parallel data for transmitter and receiver, respectively.
- 8-bit and 16-bit parallel interface
- Supports 480 Mbit/s "High Speed" (HS), 12 Mbit/s “Full Speed” (FS), "Low Speed" (LS) and 1.5 Mbit/s serial data transmission rates.
- Enhanced testability for reducing production testing cost
- Fully integrated terminating resistors.
Related Semiconductor IP
- USB 20Gbps Device Controller
- AGILEX 7 R-Tile Gen5 NVMe Host IP
- 100G PAM4 Serdes PHY - 14nm
- Bluetooth Low Energy Subsystem IP
- Multi-core capable 64-bit RISC-V CPU with vector extensions
Related News
- Unveiling Silicon-proven USB 3.0 PHY IP Core in 22nm, Elevating High-Speed Data Transmission with Advanced Transceiver Technology, backward compatible with USB 2.0
- Arasan Announces immediate availability of its Total IP for Embedded USB2 (eUSB2) with Controller and PHY
- ChipIdea's Analog Front-End for Power Line Communications Modem sucessfully integrated in INSONET transceiver chip
- Chipidea Microelectronics SA Licenses ARCtangent for Single-chip Bluetooth Application
Latest News
- IntoPIX & Altera Unlock New Levels Of Efficiency For JPEG XS On Agilex At IBC 2025
- Perceptia Begins Port of pPLL03 to Samsung 8nm Process Technology
- Efinix® Doubles Titanium Product Line
- SmartSoC Solutions Partners with Cortus to Advance Chip Design and Manufacturing for SIM Cards, Smart Cards, Banking Cards, and E-Passports in India
- Fraunhofer IIS and ARRI announce partnership for post-production workflows at IBC 2025