ChipIdea's Analog Front-End for Power Line Communications Modem sucessfully integrated in INSONET transceiver chip
February 4, 2003 - Following the silicon verification of ChipIdea's Analog Front-End for Power Line Communications, the core was further enhanced and integrated with a powerfull OFDM BaseBand processor into a single chip. Test results show improved performance over the first silicon version.
Chipidea's Analog Front-End solution for Power Line Communications is a macro-block with I/Q receive and transmit port that includes signal conversion, filtering, frequency translation, and synthesis functions necessary to interface an OFDM baseband processor to the Power Line.
Associated INSONET technology has demonstrated up to 10Mbps over Power Lines, with a 4.268MHz OFDM signal bandwidth flexibly allocated between 10MHz to 30MHz.
Test results show the transmitter achieving up to 56dB SFDR and 47dB SINAD. The receiver performance exceeds 54dB SINAD.
Current consumption, for a 3.3V power supply, is around 200mA in full operation.
This CI7118ja block has been designed in 0.35um CMOS technology, and is retargetable towards any sub-micron CMOS technology with 2.5V/ 3V/ 5V supply, with double poly option.
Related Semiconductor IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- LunaNet AFS LDPC Encoder and Decoder IP Core
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
Related News
- ABI Research Teardown: iPhone 4S has New RF Front End, Altered Qualcomm Modem, and a Throttled Apps Processor
- Omni Design's High Performance Analog Front Ends are Adopted in Socionext's Next Generation Communications SoCs
- ChipIdea has successfully qualified at 1st silicon several analog IPs embedded in a cable modem chip
- Tahoe RF Semiconductor Announces RF Receiver Front End and Integrated VCO IP Blocks Aimed At Multiple Wireless Standards
Latest News
- SEMI Projects Double-Digit Growth in Global 300mm Fab Equipment Spending for 2026 and 2027
- Intel to Repurchase 49% Equity Interest in Ireland Fab Joint Venture
- AGI CPU: Arm’s $100B AI Silicon Tightrope Walk Without Undermining Its Licensees
- EnSilica selected for UK CHERI Adoption Collective
- CHIPS Alliance launches the SV Tools Project for open source development of SystemVerilog/UVM codebases