Chip Express Announces Successful Deployment of Structured ASIC Products Incorporating ParthusCeva PLL IP
San Jose, Calif - July 03, 2003 - ParthusCeva, Inc. (Nasdaq: PCVA, LSE: PCV) the leading licensor of Digital Signal Processor (DSP) cores, platform-level and PLL IP to the semiconductor industry, and Chip Express, the leading manufacturer of late-stage programmable Structured ASICs, announced today the successful deployment of the Chip Express 0.18um CX5000 family of Structured ASIC products, incorporating ParthusCeva 0.18um UMC-based PLL IP.
The Chip Express 0.18um CX5000 product family utilizes the combination of an advanced metal programmable Structured ASIC and optimized EDA system to implement high-performance ASIC designs. ParthusCeva's innovative metal mask programmable PLL provided the flexibility required to fulfill the 0.18um CX5000 Structured ASIC design objective of reducing application tooling costs and design turnaround time.
"When we explained our Structured ASIC objectives for the CX5000 family, ParthusCeva's PLLXpert Online PLL compiler provided us with a right-first-time solution optimized exactly to our design requirements," said Stephen Bateman, Vice President of Engineering and R&D at Chip Express. "We are very happy with the first-time success of their solution."
"Products addressing the burgeoning Structured ASIC market have some very specific technical challenges. We were able to meet Chip Express' performance and flexibility needs using our silicon proven PLLXpert compiler PLL IP, and we were able to very quickly compile a PLL to meet their aggressive schedule," said Kieran Flynn, PLL Business Manager at ParthusCeva. "We are pleased with the successful production deployment of our solution."
CX5000 0.18um Structured ASIC
The 0.18um CX5000 is an ASIC that utilizes the combination of an advanced metal programmable Structured ASIC and optimized EDA system to implement high-performance ASIC designs while reducing application tooling costs and design turnaround time. ASIC designers using the CX5000 are able to meet or exceed their design schedules and budgets without compromising technical objectives.
The CX5000 comprises a family of pre-configured platform masterslices that contain varying amounts of general-purpose logic, fast memory, advanced I/Os, clock synthesis and phase management macrocells. When combined with a mix of popular third-party tools and custom designed point EDA solutions, the CX5000 provides not just Structured ASIC hardware, but also a complete ASIC Platform from which to develop today's advanced SoC ASICs.
PLL Business Unit of ParthusCeva, Inc.
ParthusCeva offers PLL IP Cores in 0.25um through 0.18um and 0.13um, to the very latest 90nm processes, from foundry partners including TSMC, UMC, 1st Silicon, Silterra and a number of proprietary IDM foundries. In addition, application specific PLLs are available for clock synthesis, jitter reduction, deskew, and EMI reduction functions in computer, communications and automotive applications.
In addition, through PLLXpert Online, a web based PLL compiler, designers can either create a custom PLL or alternatively download an existing PLL reference design that can be fine-tuned by the designer for a specific application. No prior training, in-depth PLL design knowledge or additional EDA tools are required. PLLXpert Online delivers a complete design kit including datasheets, verilog models, and the necessary files for logic synthesis, place and route. These deliverables enable the designer to fully validate the integration of the PLL into the IC by optimising the PLL until it meets system requirements with immediate GDSII delivery on final demand. For more information, visit ParthusCeva's PLLXpert Online website at http://www.pllxpert.com.
About Chip Express
Chip Express is a leading manufacturer of late-stage programmable Structured ASICs (Application Specific Integrated Circuits). The company's innovative, patented technology consolidates wafer manufacture tooling, reduces time-to-market and minimizes the cost of initial production. The company's Structured ASIC technology is widely used in automotive telematics, computing peripherals, communications, high-end consumer electronics, industrial control, medical equipment and military/aerospace systems. Headquartered in Santa Clara, CA, Chip Express is a privately held corporation, founded in the U.S. in 1989. A subsidiary, Chip Express (Israel) Ltd., performs Research & Development and manages European operations.
For more information, visit http://www.chipexpress.com.
About ParthusCeva
Headquartered in San Jose, CA, ParthusCeva (Nasdaq: PCVA; LSE: PCV) is the leading licensor of DSP and a leading provider of application-specific platform Intellectual Property (IP) to the semiconductor industry. ParthusCeva was created as a result of the combination of Parthus Technologies plc, a leading provider of application-specific platform IP, and Ceva, formerly the licensing division of DSP Group, the leading licensor of DSP cores. For more information, visit http://www.parthusceva.com.
ParthusCeva Safe Harbor Statement
This document contains "forward-looking statements", which are subject to certain risks and uncertainties that could cause actual results to differ materially from those stated. Any statements that are not statements of historical fact (including, without limitation, statements to the effect that the company or its management "believes," "expects," "anticipates," "plans" and similar expressions) should be considered forward-looking statements. Important factors that could cause actual results to differ from those indicated by such forward-looking statements include uncertainties relating to the ability of management to successfully integrate the operations of Parthus and Ceva, uncertainties relating to the acceptance of our DSP cores and semiconductor intellectual property offerings, continuing or worsening weakness in our markets and those of our customers, quarterly variations in our results, and other uncertainties that are discussed in the registration statement on Form S-1and the most recent quarterly report on Form 10-Q of ParthusCeva (formerly called Ceva, Inc.), on file with the U.S. Securities and Exchange Commission.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- eSilicon Announces Successful Deployment of ASIC Chip Incorporating ParthusCeva PLL IP
- Silterra Adds ARM Core to Its IP Portfolio - PLL and High-Speed I/Os from ParthusCeva and Unive are also available
- ParthusCeva announces extensive upgrade to PLLXpert online and the addition of TSMC 0.13um PLL Compilers
- Will Structured ASICs Be Successful?
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack