CEVA to Showcase Leading DSP Cores and Integrated Solutions at 3GSM World Congress
San Jose, CA - February 18, 2004 - CEVA, Inc. (NASDAQ: CEVA; LSE: CVA), the leading licensor of Digital Signal Processor (DSP) cores and communications solutions to the semiconductor industry, today announced its demonstration line-up for this year's 3GSM World Congress in Cannes, France between February 23-26, 2004.
At Hall 5, hospitality suite M18, CEVA will be demonstrating its latest generation of DSP cores, tools and application platforms including:
- CEVA-X DSP Architecture - CEVA-X is a pioneering new DSP architecture that offers best-in-class performance, scalability and lowest cost-of-development in DSP deployment. Launched in late 2003, CEVA-X has already been adopted by leading handset and semiconductor companies.
- Xpert-Media™ - This new DSP powered audio and video media processing platform delivering audio, video and image processing for cellular, consumer multi-media and home entertainment markets. Based on proprietary patented video compression and decompression software acceleration technologies, Xpert-Media eliminates the need for current generation hardware acceleration and co-processors to the central chip.
- Xpert-GPS™ - Xpert-GPS is the latest generation of CEVA's high-performance GPS location platform. With the option of being powered by CEVA DSP cores, Xpert-GPS delivers the complete GPS solution, offering unrivalled performance in terms of accuracy, time-to-first-fix and power consumption.
- Xpert-Middleware - A complete middleware suite for CEVA DSPs with pre-defined software provides easy application development and multi-tasking run-time environment enabling parallel processing of multiple algorithms running concurrently on CEVA DSPs.
About CEVA, Inc.
For more information about CEVA, Inc, visit the about section of our website.
Related Semiconductor IP
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
- SM4 Cipher Engine
- Ultra-High-Speed Time-Interleaved 7-bit 64GSPS ADC on 3nm
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
Related News
- Hantro, the market leader in mobile video technology, unveils its plans for 3GSM World Congress
- Hantro to unveil H.264/AVC hardware decoder at 3GSM World Congress
- CEVA to Demonstrate Software-Based H.264 and GPS Technologies for Wireless Devices at 3GSM World Congress 2005
- CEVA and Comsys to Demonstrate Comprehensive EDGE/GPRS/GSM Solution for Cellular Handsets at 3GSM World Congress 2005
Latest News
- Cassia Proposes ‘Better Math’ for AI Efficiency
- QuickLogic Announces $1M eFPGA Hard IP Contract for Data Center ASIC
- Creonic Updates Doppler Channel IP Core with Extended Frequency Band and Sampling Range
- TSMC Price Hikes End the Era of Cheap Transistors
- Analogue Insight IP Group Launches Analogue Insight SAFE in Portland, Oregon to Deliver Certification-Grade Security IP for Next-Gen SoCs and Chiplets