Ceva preps new DSP architecture, drops Parthus name
Ceva preps new DSP architecture, drops Parthus name
By John Walko, CommsDesign.com
November 24, 2003 (9:48 a.m. EST)
URL: http://www.eetimes.com/story/OEG20031124S0017
LONDON DSP core specialist ParthusCeva, Inc. (San Jose, Calif.) is changing its name to CEVA Inc. while at the same time launching its latest DSP architecture, dubbed CEVA-X. The name change, effective in early December, is part of the company's strategy to focus on DSP cores and integrated application technologies, where it has the greatest market strength and potential. Chet Silvestri, CEO of ParthusCeva, said, “With our enhanced strategic focus, effective branding and a range of DSP-centric new technologies, which we will launch in the coming quarters, we expect to further consolidate our position as the leading licensor of DSP to the industry.” Details of the company's CEVA-X DSParchitecture and the first CEVA-X deployment are expected to be announced in early December. ParthusCeva was created in September 2002 through the merger of the IP licensing businesses of Parthus Technologies and the DSP Group to serve DSP-based appli cations in digital communications, wireless systems and multimedia devices. CEVA's technology, including the cores and IP, are licensed to over 100 global semiconductor and electronic equipment companies.
Related Semiconductor IP
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
- SHA-256 Secure Hash Algorithm IP Core
- EdDSA Curve25519 signature generation engine
- DeWarp IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
Related News
- CEVA Announces its Most Powerful and Efficient DSP Architecture to Date, Addressing the Massive Compute Requirements of 5G-Advanced and Beyond
- Cadence Announces Tensilica HiFi 3z DSP Architecture for Latest Mobile and Home Entertainment Applications
- CEVA Announces CEVA-BX, a New All-Purpose Hybrid DSP / Controller Architecture for Digital Signal Processing and Digital Signal Control in IoT devices
- CEVA Unveils World's Most Powerful DSP Architecture
Latest News
- Analog Bits Demonstrates Real-Time On-Chip Power Sensing and Delivery on TSMC N2P Process at TSMC 2026 Technology Symposiums
- TES offers a High-Frequency Synthesizer and Clock Generator IP for X-FAB XT018 - 0.18µm BCD-on-SOI technology
- Faraday Delivers IP Solutions to Enable Endpoint AI Based on UMC’s 28nm SST eFlash
- AiM Future Partners with Metsakuur Company to Commercialize NPU-Integrated Hardware
- ESD Alliance Reports Electronic System Design Industry Posts $5.5 Billion in Revenue in Q4 2025