Cassia Proposes ‘Better Math’ for AI Efficiency
By Sally Ward-Foxton, EETimes | October 1, 2025
Startup Cassia wants to ‘do math better’ by approximating mathematical functions and implementing these approximations in smaller, more power efficient hardware IP for AI acceleration.
The idea began as a spare time project for Cassia founder and CEO James Tandon after he came across scientific papers from another group that discussed the accuracy loss associated with approximating certain math functions rather than quantizing (reducing numerical precision, which reduces prediction accuracy).
To read the full article, click here
Related Semiconductor IP
- Powerful AI processor
- AI Processor Accelerator
- High-performance AI dataflow processor with scalable vector compute capabilities
- AI DSA Processor - 9-Stage Pipeline, Dual-issue
- AI inference processor IP
Related News
- Alphawave Semi Taped-Out Industry Leading 64Gbps UCIe™ IP on TSMC 3nm for the IP Ecosystem, Unleashing Next Generation of AI Chiplet Connectivity
- Cadence Partners with TSMC to Power Next-Generation Innovations Using AI Flows and IP for TSMC Advanced Nodes and 3DFabric
- Titan IC Unveils Enhancements to RXP Hardware Search Acceleration Engine at RSA Conference
- Aldec Introduces Hardware Assisted RTL Simulation Acceleration for Microchip FPGA Designs
Latest News
- Cassia Proposes ‘Better Math’ for AI Efficiency
- QuickLogic Announces $1M eFPGA Hard IP Contract for Data Center ASIC
- Creonic Updates Doppler Channel IP Core with Extended Frequency Band and Sampling Range
- TSMC Price Hikes End the Era of Cheap Transistors
- Analogue Insight IP Group Launches Analogue Insight SAFE in Portland, Oregon to Deliver Certification-Grade Security IP for Next-Gen SoCs and Chiplets