Carbon, CoWare link RTL to SystemC
Richard Goering
(06/29/2004 7:00 PM EDT)
SAN JOSE, Calif. — Claiming that co-simulation between a SystemC simulator and an event-driven RTL simulator is no longer needed, EDA startup Carbon Design Systems has announced that its DesignPlayer hardware and software validation modeling system works in CoWare's ConvergenSC SystemC simulation environment. Carbon also joined CoWare's CoTeam partnership program.
The link allows users to validate RTL versions of their designs in CoWare's SystemC simulation environment. It thus makes it possible to swap between architectural and RTL models, and to bring legacy IP into a SystemC simulation, according to representatives of both companies.
Users feed Carbon's SpeedCompiler software synthesizable Verilog code, and the tool generates a high-performance engine — called DesignPlayer — that now includes an optional SystemC wrapper.
Carbon claims DesignPlayer models are cycle and register accurate, and comparable in speed to designs running on hardware emulation. Thus, transferring designs into DesignPlayer models and running them with ConvergenSC will allow hardware engineers to quickly validate their RTL designs meet system specifications, and allow software engineers to get an early jump on validating software drivers, diagnostics and firmware, according to Carbon.
Carbon
Related Semiconductor IP
- P1619 / 802.1ae (MACSec) GCM/XTS/CBC-AES Core
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- MIPI SoundWire I3S Peripheral IP
- LPDDR6/5X/5 Controller IP
- Post-Quantum ML-KEM IP Core
Related News
- CoWare and LSI Logic Announce ConvergenSC SystemC Models for ZSP
- CoWare Adds ARM PrimeCell Peripherals to SystemC ConvergenSC Model Library
- CoWare Delivers SystemC Models for PMC-Sierra's RM7900 Processor Family
- Forte Design Systems And Summit Design Join Forces To Deliver An Enhanced SystemC to RTL Design, Synthesis, And Verification Environment
Latest News
- ADTechnology Collaborates with Euclyd to Develop Ultra-Efficient AI Chip for Datacenters
- SEALSQ and IC’Alps Unify Expertise to Deliver Integrated Post-Quantum Cybersecurity and Functional Safety for Autonomous Vehicles
- PUFsecurity’s PUFrt Anchors the Security of Silicon Labs’ SoC to Achieve the Industry’s First PSA Certified Level 4
- The next RISC-V processor frontier: AI
- PQShield joins EU-funded FORTRESS Project: Pioneering Quantum-Safe Secure Boot for Europe’s Digital Future