CoWare Adds ARM PrimeCell Peripherals to SystemC ConvergenSC Model Library
SAN JOSE, Calif.--December 8, 2004
-- CoWare, Inc., the leading supplier of system-level electronic design automation (EDA) software and services, today announced a major expansion of its ConvergenSC™ Model Library with the addition of ARM® PrimeCell® peripherals. The ConvergenSC Model Library, already the world's largest library of SystemC IP for embedded processor and on-chip bus designs, now contains critical IP platform models for peripherals.
Through cooperation with ARM, CoWare has used the golden RTL and test benches to create these SystemC PrimeCell models. "Customers achieve significant time-to-market benefits by using the ARM PrimeCell peripherals in their SoC designs," said Tim Mace, PrimeCell product manager, ARM. "Having SystemC models of these PrimeCell peripherals available in ESL design tools such as CoWare's ConvergenSC enables designers to easily analyze their system and software interactions and dependencies."
"With ConvergenSC and the new SystemC ARM PrimeCell models, an SoC designer can quickly create advanced SoC architectures, analyze and optimize the architecture and perform hardware/software tradeoffs," said Mark Milligan, vice president of marketing, CoWare. "We are continually adding important IP to the ConvergenSC Model Library to further speed the adoption of SystemC and ConvergenSC."
Using these new additions to the ConvergenSC Model Library, customers can now analyze how these validated individual PrimeCell peripherals interact in a complex SoC. ARM PrimeCell models that are included in the library are from the PrimeCell System Products, PrimeCell Ancillary Products, PrimeCell Memory Controllers and peripherals from the ARM PrimeXsys® Platform. Additional models will be added to the library based on customer demand. SoC performance-critical peripherals, such as DMA controllers, memory controllers and other AHB components, are modeled and verified to be cycle accurate, ensuring that architects can validate hardware and software performance months before the design is implemented in RTL.
Pricing and Availability
The new peripheral models have been in use at a major customer and are now available for additional beta customers. Production release is scheduled for Q1 2005. For pricing information, contact your local sales office or visit www.coware.com.
About CoWare ConvergenSC
CoWare ConvergenSC speeds the concurrent design of SoCs with embedded software. The ConvergenSC product family combines hardware/software partitioning and platform assembly together with simulation, debug and analysis capabilities. Together with the ConvergenSC Model Library, the largest IP model library for SystemC, customers can rapidly create and validate SoC designs at the transaction level in SystemC. For more information on ConvergenSC and CoWare's other products, visit www.coware.com.
About CoWare
CoWare is the leading supplier of system-level electronic design automation (EDA) software tools and services. CoWare offers a comprehensive set of electronic system-level (ESL) tools that enable SoC developers to "differentiate by design" through the creation of system-IP including embedded processors, on-chip buses, and DSP algorithms; the architecture of optimized SoC platforms; and hardware/software co-design. The company's solutions are based on open industry standards including SystemC. CoWare's customers are major systems, semiconductor, and IP companies in the market where consumer electronics, computing, and communications converge. CoWare's corporate investors include ARM Ltd. [(LSE:ARM);(Nasdaq: ARMHY)], Cadence Design Systems (NYSE:CDN), STMicroelectronics (NYSE:STM), and Sony Corporation (NYSE:SNE). CoWare is headquartered in San Jose, Calif., and has offices around the world. For more information about CoWare and its products and services, visit http://www.coware.com.
###
ConvergenSC is a trademark of CoWare, Inc. CoWare is a registered trademark of CoWare, Inc. in the United States and Japan. All other trademarks are the property of their respective owners.
ARM, PrimeXsys and PrimeCell are registered trademarks of ARM Limited. All other brands or product names are the property of their respective holders. "ARM" is used to represent ARM Holdings plc (LSE:ARM and Nasdaq:ARMHY); its operating company ARM Limited; and the regional subsidiaries ARM INC.; ARM KK; ARM Korea Ltd.; ARM, Taiwan; ARM France SAS; ARM Consulting (Shanghai) Co. Ltd.; ARM Belgium N.V.; and Embedded Solutions Pvt. Ltd.
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related News
- CoWare and LSI Logic Announce ConvergenSC SystemC Models for ZSP
- CircuitSutra releases SystemC Model Library for Virtual Platforms
- Carbon, CoWare link RTL to SystemC
- CoWare ConvergenSC Helps MIPS Customers Beat Price/Performance Targets for Highly Competitive Designs Incorporating MIPS32 24K Cores
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers