Can AI Design a Better Chip Than a Human?
By Sally Ward-Foxton, EETimes (August 26, 2021)
This is the question Synopsys CEO Aart de Geus set out to answer in his keynote presentation at Hot Chips. The answer is a resounding “yes”.
Synopsys has long been working on using AI in its EDA tools (according to De Geus, all Synopsys tools today use AI in one form or another). Its flagship AI-powered tool, DSO.ai, launched last year. DSO tackles all the tasks in the geometry of chip design, that is, all the physical aspects of the design, in contrast to some other AI-based tools which tackle bits of this task only. DSO is named for design space optimization, Synopsys’ vision of the next step in today’s design space exploration process.
To read the full article, click here
Related Semiconductor IP
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
- AXI-S Protocol Layer for UCIe
- HBM4E Controller IP
- 14-bit 12.5MSPS SAR ADC - Tower 65nm
Related News
- Cadence Unleashes ChipStack AI Super Agent, Pioneering a New Frontier in Chip Design and Verification
- ChipAgents Raises Oversubscribed $21M Series A to Redefine AI for Chip Design
- The CAN XL Controller IP Core with a complete safety package is now available for immediate licensing to high-end automotive and consumer applications
- Successful tape out of Chip Interfaces' JESD204D IP by a tier 1 semiconductor company
Latest News
- GlobalFoundries Announces Availability of AutoPro 150 eMRAM Technology on Enhanced FDX Platform for Advanced Automotive Applications
- MIPS and INOVA Collaborate to put Physical AI into the palm of Robotic hands with new Reference Platform
- Allegro DVT Launches DWP300 DeWarp Semiconductor IP
- Ubitium Tapes Out Universal Processor to End Embedded Computing Complexity Crisis
- Movellus Advanced Clocking IP Selected for QuickLogic’s Strategic Radiation Hardened FPGA Program