Cadence Encounter and Virtuoso Design Platforms Receive TSMC 20nm Phase I Certification
Cadence 20-nanometer Readiness for Digital, Custom/Analog and Signoff
SAN FRANCISCO, Calif., 04 Jun 2012 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that its Encounter digital and Virtuoso custom/analog design platforms achieved TSMC Phase I certification for 20-nanometer design, implementation and verification/signoff.
TSMC certified the tools for 20-nanometer design rule manuals (DRMs) and SPICE models. Early adopters are using the flows and tools while close collaboration continues between TSMC, Cadence and designers.
The Cadence Encounter® RTL-to-GDSII digital flow includes support for 20-nanometer rules, and innovative patterning placement, optimization, clocking, and routing. For custom/analog, certification covers advanced Virtuoso SKILL Pcell abutment to address complex device-level rules, and in-design loop detection using signoff quality DRC with the integrated Cadence Physical Verification System (PVS).
In signoff, Cadence QRC Extraction and Cadence PVS, including full DRC/LVS physical verification, and Encounter Power System for electromigration and IR have been certified. The companies are working toward certification for Encounter Timing System.
âClose collaboration with TSMC and joint R&D efforts have led to this important milestone,â said Dave Desharnais, group director of product marketing, Silicon Realization Group. âWe are working closely with the worldâs leading semiconductor companies, and this certification helps pave the way for them to reap the benefits of a smooth transition to the 20-nanometer node.â
âTSMC certification is an important milestone for 20-nanometer readiness,â said Suk Lee, senior director of Design Infrastructure Marketing at TSMC. âOur ongoing work with Cadence demonstrates how collaboration accelerates innovation and benefits the advanced design community.â
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
Related Semiconductor IP
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- Flipchip 1.8V/3.3V I/O Library with ESD-hardened GPIOs in TSMC 12nm FFC/FFC+
- TSMC CLN3FFP HBM4 PHY
- Wi-Fi 7(be) RF Transceiver IP in TSMC 22nm
- 1.8V/3.3V I/O Library with 5V ODIO & Analog in TSMC 16nm
Related News
- Synopsys Design Implementation Tools Receive TSMC 20nm Phase I Certification
- Cadence Digital and Custom/Analog Design Flows Achieve the Latest TSMC N2 Certification
- TSMC and Cadence Collaborate to Deliver AI-Driven Advanced-Node Design Flows, Silicon-Proven IP and 3D-IC Solutions
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Latest News
- UMC Reports Sales for June 2025
- Codasip Faces Sale – Pivotal Moment for EU RISC-V Sovereignty
- Synopsys Issues Statement in Connection to the Lifting of Recent U.S. Export Restrictions Related to China
- Consumer-Tech Brand, Nothing, Taps Ceva’s RealSpace Software to Bring Immersive Spatial Audio to Headphones and Earbuds
- Tenstorrent Acquires Blue Cheetah Analog Design