Built for Speed: Quartus II Software Version 5.0 Boosts Stratix II Memory Performance Up to 550 MHz
Fastest Internal Memory Core Frequency of Any FPGA
San Jose, Calif., May 3, 2005—With the release of Quartus® II software version 5.0, Altera Corporation (NASDAQ: ALTR) today announced significant enhancements of Stratix® II FPGA specifications that support higher performance and increased flexibility. Quartus II software version 5.0 improves system performance for digital signal processing (DSP), memory, and I/O-intensive design applications incorporating Stratix II FPGAs, which now feature the fastest memory core frequency of any FPGA on the market. Internal memory block specifications in Stratix II FPGAs have been updated to allow frequencies of up to 550 MHz.
Customers utilizing Quartus II software version 5.0 for designs with Stratix II—the highest-density FPGAs available—can take advantage of these increases in performance:
- M4K block: from 400 MHz to 550 MHz
- Digital Signal Processing (DSP) block: from 420 MHz to 450 MHz
- M512 block: from 380 MHz to 500 MHz
- DDR2 interface (middle speed grade): from 233 MHz to 267 MHz
- DDR2 interface (slowest speed grade): from 200 MHz to 233 MHz
In addition, Quartus II software version 5.0 offers these flexibility enhancements:
- 1.2-V I/O support: enabled in Quartus II version 5.0 service pack 1 (SP1)
- HSTL Class I support: now supported on all I/O banks
- DDR2 and RLDRAM II: now supported on all I/O banks (including side bank)
“The performance and density of today’s high-end FPGAs address a majority of the design starts that historically have used ASICs,” said David Greenfield, Altera’s senior director of product marketing for high-density FPGAs. “When coupled with their inherent flexibility, designers increasingly are choosing FPGAs over ASICs for their high-density, high-performance designs. This trend is evident with the Stratix II series enjoying significant momentum in the market.”
About Altera
Altera Corporation (NASDAQ: ALTR) is the world’s pioneer in system-on-a-programmable-chip (SOPC) solutions. Combining programmable logic technology with software tools, intellectual property, and technical services, Altera provides high-value programmable solutions to approximately 14,000 customers worldwide. More information is available at www.altera.com.
###
Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holder.
Related Semiconductor IP
- JESD204D Transmitter and Receiver IP
- 100G UDP IP Stack
- Frequency Synthesizer
- Temperature Sensor IP
- LVDS Driver/Buffer
Related News
- Altera's Quartus II Software Version 10.0 Delivers Unprecedented Performance and Productivity for High-End FPGAs
- Altera Accelerates FPGA Design Productivity in Quartus II Software Version 10.1 with Next-Generation System-Integration Tool
- Altera's Quartus II Software Version 11.0 Features the Production Release of Qsys System Integration Tool
- Altera's Quartus II Software Version 11.1 Delivers Arria V and Cyclone V FPGA Support and Productivity Improvements
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers