Bitcoin ASIC in Chips-to-$ Race
Running hot on 84 amps
Rick Merritt, EETimes
8/14/2014 05:25 PM EDT
CUPERTINO, Calif. – In eight short months, startup CoinTerra designed a 28nm ASIC that pushes the envelope in logic power density and shipped a system using four of them. Its tale is typical of the headlong race to hardware acceleration in the emerging bitcoin economy
Bitcoin is the most high profile of several emerging digital currencies founded on a set of mathematical formulas and open source software released in 2009. Its de-centralized economy is based on bitcoin mining, essentially clearing transactions that use an increasingly complex set of cryptographic puzzles based on the SHA-256 hashing algorithm.
The first bitcoin mining systems to crack the code of a puzzle get rewarded, sometimes to the tune of millions in virtual currency. Initially participants used standard PCs for bitcoin mining. But as transactions became increasingly complex the community moved to GPU and FPGA accelerators and -- since January 2013 -- to ASICs.
To read the full article, click here
Related Semiconductor IP
- Xtal Oscillator on TSMC CLN7FF
- Wide Range Programmable Integer PLL on UMC L65LL
- Wide Range Programmable Integer PLL on UMC L130EHS
- Wide Range Programmable Integer PLL on TSMC CLN90G-GT-LP
- Wide Range Programmable Integer PLL on TSMC CLN80GC
Related News
- Bitech Technologies Reports Completion of Its FPGA design and the Launch of Its ASIC Initiatives for Bitcoin Mining
- Uniquify, HashFast Ink Agreement to Produce ASICs to Increase Hashing Speed for Bitcoin Miners
- VMC uses eASIC to Achieve 24.756 TH/s Bitcoin Miner
- HashFast and Uniquify Announce Tape Out of "Golden Nonce" Bitcoin Network Transaction Verification Chip to TSMC's 28HPM Process
Latest News
- Quadric Announces Lee Vick is New VP Worldwide Sales
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification