Best practices for structured-ASIC design
EE Times: Best practices for structured-ASIC design | |
Frank McMillan (10/17/2005 10:00 AM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=172300906 | |
Given the increasing nonrecurring engineering charges and long design schedules associated with deep-submicron standard-cell ASICs, the use of structured ASICs for custom IC design is an increasingly attractive option. Structured ASICs offer good silicon performance at competitive unit cost, with much lower NREs. The wide range of sizes available for the structured ASIC means it can be used either as the main system chip or as a small, cost- effective side chip. Many physical design issues are already addressed in the structured-ASIC slice design, so the time taken for the back-end layout work can be reduced, leading to quicker signoff and prototype delivery. But the ASIC slices have a predefined structure, so the designer must carefully consider arrangement of chip resources to achieve the desired performance. FPGAs offer another alternative to ASICs. They are usually based on lookup tables and configurable logic cells, and they are less area-efficient and more power-hungry than comparable ASIC technologies. Once annual production volumes move above 5,000 pieces, it is often much more cost-effective to use a structured ASIC. Still, in many applications, FPGAs serve as an ideal prototyping tool, providing quick turnaround with low up-front cost. If the design is prototyped in an FPGA, it is important to plan for migration to the chosen structured ASIC. Ideally, co-development using FPGA and ASIC libraries can be done early on. But even without that, a little planning can make the migration fairly painless. Do
Don't
Frank McMillan (frankm@chipx.com), senior applications engineer at ChipX (Northampton, England) ![]()
| |
- - | |
Related Semiconductor IP
- xSPI Multiple Bus Memory Controller
- MIPI CSI-2 IP
- PCIe Gen 7 Verification IP
- WIFI 2.4G/5G Low Power Wakeup Radio IP
- Radar IP
Related News
- The Microwave Division of Siemens Italy Selects Atrenta's SpyGlass to Implement Design Reuse and Best Practices Policy
- CoWare Innovators Group (CING) Fosters Best Practices in Electronic System-Level Design
- Accellera Members Approve VIP Standard Best Practices Guide, Continue Improving EDA Verification and Interoperability
- Arasan and Cadence Collaborate To Extend Verification Best Practices
Latest News
- Premier ASIC and SoC Design Partner, Sondrel, Rebrands as Aion Silicon
- Intel Financial Risks, Layoffs, Foundry Ambitions
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
- China Takes the Lead in RF Front-End Patent Activity: RadRock and Others Surge Behind Murata
- Arteris Wins Two Gold and One Silver Stevie® Awards in the 2025 American Business Awards®