Bespoke EDA Differentiates Silicon Chips
Coming full or almost full circle to a by-gone era of specialized CAD flows
By Michiel Ligthart, Verific Design Automation
EETimes (July 7, 2023)
For so long, designers used off-the-shelf electronic design automation (EDA) tools from major players, startups and technology companies somewhere in between the two to get their chips produced. It’s been a long-accepted practice that’s shifting to a strategy where the watchwords are proprietary, customized and differentiated.
It started as well-respected semiconductor companies began moving processor design in-house to realize better cost-effectiveness, eliminate the middleman and, most importantly, differentiate their products from their competitors by implementing a proprietary environment. They built portfolios of proprietary intellectual property (IP) customized and differentiated from their competitors, producing high-performing, power-efficient computer chips for autonomous driving, cloud, 5G, networking and other applications. Now comes “bespoke EDA,” a derivative of bespoke silicon and a hybrid strategy taking hold throughout the world of chip design.
To read the full article, click here
Related Semiconductor IP
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
- Ultra Ethernet Verification IP
Related News
- Igniting Innovation: Siemens EDA launches Cre8Ventures in support of the EU Chips Act
- Rapid Silicon Leads the Way with First Complete Open-Source FPGA EDA Tool-Chain
- Synopsys Announces New AI-Driven EDA, IP and Systems Design Solutions At SNUG Silicon Valley
- HCLTech and Arm collaborate on custom silicon chips optimized for AI workloads
Latest News
- SiPearl Tapes Out Rhea1 Processor, Closes Series A, Preps Series B
- Thalia Design Automation launches AMALIA Platform 25.2
- Siemens’ Veloce CS selected by Arm for Neoverse Compute Subsystems verification and validation
- InPsytech Tapes Out F2F SoIC Design Compliant with UCIE 2.0 Standard Enabling High-Speed Interconnects for 3D Heterogeneous Integration
- ESD Alliance Reports Electronic System Design Industry Posts $5.1 Billion in Revenue in Q1 2025