Baidu Accelerator Rises in AI
Kunlun chip claims 30x performance of FPGAs
Rick Merritt, EETimes
7/6/2018 00:01 AM EDT
SAN JOSE, Calif. — China’s Baidu followed in Google’s footsteps this week, announcing it has developed its own deep learning accelerator. The move adds yet another significant player to a long list in AI hardware, but details of the chip and when it will be used remain unclear.
Baidu will deploy Kunlun in its data centers to accelerate machine learning jobs for both its own applications and those of its cloud-computing customers. The services will compete with companies such as Wave Computing and SambaNova who aim to sell to business users appliances that run machine-learning tasks.
Kunlun delivers 260 Tera-operations/second while consuming 100 Watts, 30 times as powerful as Baidu’s prior accelerators based on FPGAs. The chip is made in a 14nm Samsung process and consists of thousands of cores with an aggregate 512 GBytes/second of memory bandwidth.
To read the full article, click here
Related Semiconductor IP
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
- Ultra Ethernet Verification IP
Related News
- NEUCHIPS Announces World's First Deep Learning Recommendation Model (DLRM) Accelerator: RecAccel
- Expedera Raises $18M Series A Funding to Advance Its Deep Learning Accelerator IP
- Expedera Announces First Production Shipments of Its Deep Learning Accelerator IP in a Consumer Device
- Neurxcore Introduces Innovative NPU Product Line for AI Inference Applications, Powered by NVIDIA Deep Learning Accelerator Technology
Latest News
- SiPearl Tapes Out Rhea1 Processor, Closes Series A, Preps Series B
- Thalia Design Automation launches AMALIA Platform 25.2
- Siemens’ Veloce CS selected by Arm for Neoverse Compute Subsystems verification and validation
- InPsytech Tapes Out F2F SoIC Design Compliant with UCIE 2.0 Standard Enabling High-Speed Interconnects for 3D Heterogeneous Integration
- ESD Alliance Reports Electronic System Design Industry Posts $5.1 Billion in Revenue in Q1 2025