Axys models new ARM core, Pact speeds up XPP
Axys models new ARM core, Pact speeds up XPP
By Michael Santarini, EE Times
September 17, 2001 (10:50 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010917S0054
Axys Design Automation Inc. says its latest modeling platform will let engineers quickly create cycle-accurate, multicore simulation models of system-on-chip (SoC) designs based on the ARM926EJ-S core. With the MaxSim Designer's block diagram editor, users can integrate the ARM926EJ-S core with other models from the Palo Alto, Calif., company's MaxLib component library, such as DSP cores or existing C models imported into the MaxSim environment. Once the platform has been adapted to the specific requirements, SoC architects and software developers can use the MaxSim Control Center to control the simulation of embedded software executing on the new architecture.
Pricing for the full platform, including cycle-callable ARM926EJ-S models, MaxSim Designer, MaxSim Control Center and debuggers, starts at $18,500 a year, under a subscription model. Axys is offering a promotional discount for the package until Oct. 31. See www.axysdesign.com.
---
Reconfigurable parallel-coprocessor core vendor Pact Corp. (Santa Clara, Calif.) has implemented a new set of design rules and processes for its Extreme Processor Platform (XPP), increasing the speed and reducing power consumption and area. Using LSI Logic Corp.'s 0.18-micron process library enabled Pact to up clock speed by 33 percent, to 150 MHz or more, while simultaneously reducing the die size requirements for individual parts of the core. The 32-bit ALU, for example, is 1 mm2; the 24-bit ALU is 0.8 mm2.
The XPP targets SoC and DSP designs used in basestations, mobile phones and other devices that require fully reconfigurable, massively parallel-processing capabilities. The company says that power consumption for typical DSP algorithms running on the XPP is between 0.15 and 1.5 watts at the new clock frequency-10 percent of the power draw of many DSP designs. Visit www.pactcorp.com.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related News
- PACT announced beta availability of its XPP Vectorizing C-Compiler (XPP-VC) technology
- PACT XPP Technologies teams with Accent to offer SOC Design Services and Application Platforms for XPP-Based Solutions
- QuickLogic and PACT team to develop Multi-Processor programmable SoC solutions for wireless and multimedia applications
- PACT announces the Smart Media XPP Package for Multi-Standard Video Codecs
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers