Avery Design Systems Announces SimRegress and SimCompare
TEWKSBURY, MA. -- June 28, 2019 – Avery Design Systems Inc., an innovator in functional verification productivity solutions, today announced availability of SimRegress and SimCompare for improved simulation verification productivity.
SimRegress provides the ability to capture and replay the simulation testbench stimulus without having to run the full testbench thus supporting improved methods for 3rd party IP debug using tests directly from the customer SoC verification environment. Converters from the Avery database to Verdi FSDB and SimVision are supported to generate and inspect the waveforms.
SimCompare provides a smart diff feature between RTL and gate-level simulation. SimCompare correlates RTL and gate-level signal names and transaction synchronization between the two simulations being compared. The SimDiff application is integrated with Verdi and SimVision to directly scope these respective waveforms and source code debug tools and windows for more detailed inspection.
Related Semiconductor IP
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
Related News
- Avery rolls automation tool, simulator into one <!-- verification -->
- GDA Technologies Enhances its PCI Express IP Family by Offering Verification IP Solutions from Avery Design Systems
- Avery Design and GDA Technologies Introduce MaxCov for PCI Express Compliance Verification
- Avery Design and GDA Technologies Expand Partnership to Advanced Switching
Latest News
- Arasan's ultra low power MIPI D-PHY IP achieves ISO26262 Certification
- Texas Instruments to acquire Silicon Labs
- Cerebras Systems Raises $1 Billion Series H
- Positron AI Raises $230 Million Series B at Over $1 Billion Valuation to Scale Energy-Efficient AI Inference
- EvertzAV Successfully Integrates IntoPIX JPEG XS Temporal Differential Coding Into Its IPMX-Certified NUCLEUS Platform