Avery Design Systems Announces SimRegress and SimCompare
TEWKSBURY, MA. -- June 28, 2019 – Avery Design Systems Inc., an innovator in functional verification productivity solutions, today announced availability of SimRegress and SimCompare for improved simulation verification productivity.
SimRegress provides the ability to capture and replay the simulation testbench stimulus without having to run the full testbench thus supporting improved methods for 3rd party IP debug using tests directly from the customer SoC verification environment. Converters from the Avery database to Verdi FSDB and SimVision are supported to generate and inspect the waveforms.
SimCompare provides a smart diff feature between RTL and gate-level simulation. SimCompare correlates RTL and gate-level signal names and transaction synchronization between the two simulations being compared. The SimDiff application is integrated with Verdi and SimVision to directly scope these respective waveforms and source code debug tools and windows for more detailed inspection.
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Complex Digital Up Converter
- Bluetooth Low Energy 6.0 Digital IP
- Verification IP for Ultra Ethernet (UEC)
- MIPI SWI3S Manager Core IP
Related News
- Avery rolls automation tool, simulator into one <!-- verification -->
- GDA Technologies Enhances its PCI Express IP Family by Offering Verification IP Solutions from Avery Design Systems
- Avery Design and GDA Technologies Introduce MaxCov for PCI Express Compliance Verification
- Avery Design and GDA Technologies Expand Partnership to Advanced Switching
Latest News
- Avnu Alliance Launches Aerospace Task Group to Accelerate TSN Adoption in the Aerospace Industry
- CFX’s 40nm HV Process OTP IP Now Available at Fab
- EdgeCortix Completes Initial Close of Series B Financing, Driving Total Funding to Nearly $100 Million USD
- GlobalFoundries Completes Acquisition of MIPS
- Infineon successfully completes acquisition of Marvell's Automotive Ethernet business