Avery Design and GDA Technologies Introduce MaxCov for PCI Express Compliance Verification
-- Avery Design Systems Inc., an innovator in functional verification, and GDA Technologies, a leader in Silicon Intellectual Property (SIP) and Electronic Design Services (EDA), today announced MaxCov, a comprehensive PCI Express interface verification testsuite that validates compliance to the PCI Express Checklists and ensures device interoperability. MaxCov extends the PCI-Xactor PCI Express verification products from Avery Design Systems. MaxCov is offered by Avery and GDA both independently and as part of GPEX, a suite of comprehensive design and verification IP solutions for PCI Express Endpoint, Root Complex, Bridge, and Switch designs.
"GDA Technologies is the market leader of high-quality PCI Express design and verification IP. We are pleased that our partnership and over 10 person years investment in compliance testing can now be made available to the broader market in the PCI-Xactor PCI Express solution," says Chilai Huang, president of Avery Design Systems.
"GDA's commitment to quality dictates that we apply rigorous verification standards," said Prakash Bare, vice president of IP business at GDA. "MaxCov is the direct result of our combined efforts in implementing comprehensive verification of the GPEX core. Using Avery's verification framework we can verify our GPEX core in different component configurations using highly reusable and customizable compliance tests offered in Verilog source code format."
Key Features
- Tests developed in Verilog HDL
- Complete source code provided
- Tests target PCI SIG Compliance Checklists
- Users can edit and add new tests which are automatically added to functional test coverage tracking
- Tests based on advanced BFM API supporting all component types
- Tests are reusable in all design topologies - from endpoint to switch to bridge using robust DUT integration layer
- Testsuites provided for all layers (TL, DLL, PHY) with focus on configuration space, power management, hot plug, link training and lane negotiation, and system BIOS operations
- User can select which tests to run - single, quick or full regression
- Dynamic test set execution based on Avery BFM and DUT capabilities supported
- Checklist assertions dynamically interact with test pass/fail status
- Complete functional test coverage report
- Tests can be run in directed or random modes
About PCI-Xactor for PCI Express
The PCI-Xactor for PCI Express Verification Solution is a complete verification solution consisting of Bus Function Model (BFM), SuperMonitor, and test suites and verification frameworks for functional verification of PCI Express components. The PCI-Xactor allows design and verification engineers to quickly and extensively test the entire functionality of their PCI Express compliant devices. Verification frameworks form complete testbench environments for endpoint, switch, and bridge designs. Verification engineers just need to replace an Avery BFM with their design and begin running comprehensive verification tests. The PCI-Xactor environment leverages advanced verification techniques of Avery's TestWizard product supporting complex data structures, transaction database, random generation, temporal property checking, and coverage analysis.
Key Features
- Complete set of fully functional BFMs and testbenches for every PCI Express component: Endpoints, Root Complex, Switch, and PCI/PCI-X to PCI Express Bridge
- Root Complex model provides the enumeration functions which allows the designer to verify designs earlier to catch driver setup problems
- Support for serial, 10b-bit symbol, and PIPE interfaces.
- Robust BFM API automates sending TLP/DLLP and controlling BFM device response and link state
- Inject errors and noise at various layers
- Test suites include compliance tests from PCI-SIG, random, error, and link-level stress tests
- Test are developed as self-checking, portable, and reusable on any type of design
- SuperMonitor verifies transaction ordering in N-port switch and bridge designs
About PCI Express technology
PCI Express technology is the new industry-standard I/O targeted to provide local connectivity across desktop, mobile, enterprise and communications platforms. PCI Express resides at the center of enterprise interconnect innovations anticipated across storage, networking, and clustering and workstations. Next-generation servers, utilizing PCI Express technology, will offer powerful and cost-effective computing platforms, scalable hardware building blocks, market-tested best-of-breed solutions, and enterprise-class reliability, availability, serviceability and manageability.
About Avery Design Systems
Avery Design Systems Inc. is a supplier of functional verification products and service that enables dramatic productivity improvements of the ASIC-based systems and SOC verification process. Additional information about Avery Design Systems is available at http://www.avery-design.com.
About GDA Technologies
GDA Technologies, Inc. is a leading design services company specializing in embedded, networking and consumer electronic designs. GDA focuses on designing Systems, Boards, SOCs, ASICs, FPGAs and IPs from concept to product. GDA has successfully developed products in areas of Networking, Digital Video, Internet Appliances and Hand Held Solutions. GDA is headquartered in San Jose, Calif., and has satellite design centers in Boston, Sacramento, Singapore, Chennai and Bangalore, India. The GDA web site is www.gdatech.com.
Related Semiconductor IP
Related News
- Avery Design Launches PCI Express 6.0 Verification IP to Enable Early Development, Compliance Checking for New Version of Standard
- PCI Express VIP from Avery Design Systems Selected by Fungible for Ensuring Compliance, Connectivity in Hyperscale Data Centers
- Avery Design Systems PCI Express VIP Enables eTopus SerDes IP and Next-Generation ASIC and Chiplet applications to Achieve Compliance and High-Speed Connectivity
- Cadence Achieves First PCI Express 2.0 and PCI Express 3.0 Compliance for TSMC 16nm FinFET Plus Process
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers