Attopsemi Technology Published a Paper for the IEEE S3S Conference in October 16-19 2017, San Francisco
Hsinchu, Taiwan – October 30, 2017 – Attopsemi Technology published a paper “32Kb Innovative Fuse (I-Fuse) Array in 22nm FD-SOI with 0.9V/1.4mA Program Voltage/Current and 0.744um2 Cell” for the 2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S). Held in October 16-19, 2017 in San Francisco, IEEE S3S Conference is the only conference dedicated to SOI, 3D IC, and subthreshold technologies.
In the well-received paper in Session10.4, Attopsemi showed how her I-fuse™, a fuse-based OTP (One-Time Programmable) memory, can be very small in size (0.7544um2), low in program voltage (0.9V) and low in program current (<1.4mA) at 22nm FD-SOI process. Based on a 4Kx8 I-fuse™ array, the I-fuse™ can be programmed with current at least 1/20 of an eFuse and with voltage at least 1/5 of anti-fuse in comparable node. Moreover, the OTP IP size is only 1/10 of anti-fuse in comparable nodes since no charge pumps are required as the programming voltage very close to the core voltage of 0.8V. Very low voltage and current programming results in very little damage in I-fuse™ after programming. As a result showed in SEM photos, whether an I-fuse™ has been programmed or not is not easily detectable by top view or by cross section. This paper offered two additional schemes to further increase the data security by lowering the post-program resistance and by programming the virgin I-fuse™ lightly but still read as unprogrammed. Despite the very low voltage/current programming, the cell current distributions of I-fuse™, whether programmed or not, are very tight and can be easily sensed with a proper sense amplifier in most memory designs. The I-fuse™ array also passed HTOL at 150oC for 1,000 hours with virtually no degradation in cell currents. A full blown 4Kx8 I-fuse™ macro at 22nm FD-SOI is also working and will be published in IEEE conference soon.
Please refer to the following links for more information.
http://s3sconference.org/program
About Attopsemi Technology
Founded in 2010, Attopsemi Technology is dedicated to developing and licensing fuse-based One-Time Programmable (OTP) IP to all CMOS process technologies from 0.7um to 7nm and beyond in various silicided polysilicon, HKMG, FDSOI and FinFET technologies. Attopsemi provides the best possible OTP solutions for all merits in small size, low voltage/current programming/read, high quality, high reliability, low power, high speed, wide temperature and high data security. Attopsemi's proprietary I-fuse™ OTP technologies have been proven in numerous CMOS technologies and in several silicon foundries.
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related News
- S3's onHandTV DVB-H stack integrated with multiple phone platforms from Philips
- IP Cores, Inc. Announces New High-Speed IP Combo XEX-AES Family of Cores Supporting New IEEE P1619 Draft Standard
- Altera, National Semiconductor and MorethanIP Announce First 8-Port Switch Development Board With IEEE 1588 Timing Control
- IMEC realizes world's first digital UWB transmitter IC for IEEE 802.15.4a
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers