ASIC Design Time to Match FPGA, Says LSI Logic
By Richard Wilson -- Electronics Weekly, 2/10/2005
LSI Logic is bidding to match the short design cycles typically achieved with FPGAs with its low cost platform ASIC products, the company says.
Compared with the design cycle for full custom ASICs of a year or more, the company claims to turn a platform ASIC design around in under three months. "Ten weeks is the target, the same as with FPGAs, and we are about there," Wilf Corrigan, CEO of LSI Logic, told Electronics Weekly.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- Real Time Logic Joins Andes Technology Corp.'s New Internet of Things Community Knect.me to Provide Software Stack Solutions
- Aldec Launches HES-DVM Proto "Cloud Edition" - Giving Engineers Easier Access to FPGA-based ASIC & SoC Prototyping
- Sondrel creates unique modelling flow software to cut ASIC modelling time from months to a few days
- Silex Insight announces record-breaking speed for their ChaCha20-Poly1305 solution - 800Gbps (ASIC) / 100Gbps (FPGA)
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP