Arm Responds to RISC-V, and More
By Kevin Krewell, EETimes
October 11, 2019
SAN JOSE, Calif. — The big news at Arm Techcon this year is that Arm is opening up its instruction set to customers’ customized instructions for Cortex M cores.
Arm CEO Simon Segars announced the changes in his opening keynote at Arm TechCon. After decades of tight control over the Arm instruction set architecture (ISA), Arm has finally decided that it can allow its licensees to build their own custom instructions, which are often useful to accelerate specialized workloads.
To read the full article, click here
Related Semiconductor IP
- USB 20Gbps Device Controller
- SM4 Cipher Engine
- Ultra-High-Speed Time-Interleaved 7-bit 64GSPS ADC on 3nm
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
Related News
- Arm vs. RISC-V in 2025: Which Architecture Will Lead the Way?
- IAR platform boosts embedded development with upgraded toolchains for Arm and RISC-V
- Quintauris and WITTENSTEIN high integrity systems Partner to Advance Safety-Critical RISC-V Solutions for Automotive Applications
- Andes Technology’s AutoOpTune™ Applies Genetic Algorithms to Accelerate RISC-V Software Optimization
Latest News
- Analog Bits Adds New Power and Energy Management IP Blocks Proven on TSMC N2P and N3P Processes at TSMC 2025 OIP Ecosystem Forum
- EnSilica and Codasip announce strategic partnership
- Empower Semiconductor Secures Over $140M in Series D Financing
- Siemens unveils groundbreaking Tessent AnalogTest software for automated analog circuit test generation
- Euclyd Unveils CRAFTWERK: The World’s Most Power-Efficient Exascale Token Factory for Agentic AI