Arm Responds to RISC-V, and More
By Kevin Krewell, EETimes
October 11, 2019
SAN JOSE, Calif. — The big news at Arm Techcon this year is that Arm is opening up its instruction set to customers’ customized instructions for Cortex M cores.
Arm CEO Simon Segars announced the changes in his opening keynote at Arm TechCon. After decades of tight control over the Arm instruction set architecture (ISA), Arm has finally decided that it can allow its licensees to build their own custom instructions, which are often useful to accelerate specialized workloads.
To read the full article, click here
Related Semiconductor IP
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- FH-OFDM Modem
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- PQC CRYSTALS core for accelerating NIST FIPS 202 FIPS 203 and FIPS 204
- USB Full Speed Transceiver
Related News
- Arm vs. RISC-V in 2025: Which Architecture Will Lead the Way?
- KEYSOM is heading to RISC-V Summit Europe in Paris
- SEGGER and Quintauris are working together to develop products and technology for the open-source RISC-V ecosystem
- SiFive and Kinara Partner to Offer Bare Metal Access to RISC-V Vector Processors
Latest News
- UMC Reports Sales for June 2025
- Codasip Faces Sale – Pivotal Moment for EU RISC-V Sovereignty
- Synopsys Issues Statement in Connection to the Lifting of Recent U.S. Export Restrictions Related to China
- Consumer-Tech Brand, Nothing, Taps Ceva’s RealSpace Software to Bring Immersive Spatial Audio to Headphones and Earbuds
- Tenstorrent Acquires Blue Cheetah Analog Design