Arm's Data Center Two Step
Smart offload chips point the way to servers
By Rick Merritt, EETimes
November 5, 2018
Arm put smart offload processors in the spotlight at its annual developers’ conference because they are stepping stones to its data center ambitions. The cloud is the latest target for the still-small designer of cores that investor Softbank is betting will be a semiconductor giant someday.
The name is a relatively new handle, but the chips have been around for years. They first emerged as TCP offload engines more than 15 years ago. Now, they sometimes ride network interface cards called smart NICs.
Along with the new smart names, the chips have taken on more jobs. Today, they handle a flexible basket of security, storage, and virtualization tasks.
To read the full article, click here
Related Semiconductor IP
- USB 20Gbps Device Controller
- SM4 Cipher Engine
- Ultra-High-Speed Time-Interleaved 7-bit 64GSPS ADC on 3nm
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
Related News
- Ventana Introduces Veyron, World's First Data Center Class RISC-V CPU Product Family
- Cadence Delivers 13 New VIP and Expands System VIP Portfolio to Accelerate Automotive, Hyperscale Data Center and Mobile SoC Verification
- Alphawave Semi Showcases 3nm Connectivity Solutions and Chiplet-Enabled Platforms for High Performance Data Center Applications
- Alphawave Semi Expands Collaboration with Samsung, Adds 3nm Connectivity IP to Meet Accelerated AI and Data Center Demand
Latest News
- Arteris Selected by NanoXplore for Space Applications
- Siemens accelerates complex semiconductor design and test with Tessent IJTAG Pro
- Thalia and X-FAB Forge Strategic Partnership to Safeguard Supply and Accelerate IP Migration
- Morse Micro Secures $88 Million AUD Series C Funding to Lead the Next Era of IoT
- Altera Appoints Sandeep Nayyar as Chief Financial Officer