Arm's Data Center Two Step
Smart offload chips point the way to servers
By Rick Merritt, EETimes
November 5, 2018
Arm put smart offload processors in the spotlight at its annual developers’ conference because they are stepping stones to its data center ambitions. The cloud is the latest target for the still-small designer of cores that investor Softbank is betting will be a semiconductor giant someday.
The name is a relatively new handle, but the chips have been around for years. They first emerged as TCP offload engines more than 15 years ago. Now, they sometimes ride network interface cards called smart NICs.
Along with the new smart names, the chips have taken on more jobs. Today, they handle a flexible basket of security, storage, and virtualization tasks.
To read the full article, click here
Related Semiconductor IP
- Flash Memory LDPC Decoder IP Core
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- ApSRAM Controller
- FH-OFDM Modem
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
Related News
- Rambus Delivers PCIe 6.0 Interface Subsystem for High-Performance Data Center and AI SoCs
- ZeroPoint Technologies can reduce data center energy consumption by 25%
- Ventana Introduces Veyron, World's First Data Center Class RISC-V CPU Product Family
- Cadence Delivers 13 New VIP and Expands System VIP Portfolio to Accelerate Automotive, Hyperscale Data Center and Mobile SoC Verification
Latest News
- Tata Elxsi and Synopsys Collaborate to Accelerate Software-Defined Vehicle Development through Advanced ECU Virtualization Capabilities
- Arasan Announces immediate availability of its Total IP for Embedded USB2 (eUSB2) with Controller and PHY
- IC’Alps Joins GlobalFoundries GlobalSolutions™ Ecosystem to Accelerate ASIC Development
- Lossless Data Compression Webinar: Choosing Algorithms and IP Core Accelerators
- Akeana kicks off business development program with Intralink in China