Arm's Data Center Two Step
Smart offload chips point the way to servers
By Rick Merritt, EETimes
November 5, 2018
Arm put smart offload processors in the spotlight at its annual developers’ conference because they are stepping stones to its data center ambitions. The cloud is the latest target for the still-small designer of cores that investor Softbank is betting will be a semiconductor giant someday.
The name is a relatively new handle, but the chips have been around for years. They first emerged as TCP offload engines more than 15 years ago. Now, they sometimes ride network interface cards called smart NICs.
Along with the new smart names, the chips have taken on more jobs. Today, they handle a flexible basket of security, storage, and virtualization tasks.
To read the full article, click here
Related Semiconductor IP
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
- HiFi iQ DSP
- CXL 4 Verification IP
- JESD204E Controller IP
Related News
- Arm Neoverse platform integrates NVIDIA NVLink Fusion to accelerate AI data center adoption
- Alphawave Semi Expands Collaboration with Samsung, Adds 3nm Connectivity IP to Meet Accelerated AI and Data Center Demand
- Alphawave Semi Spearheads Chiplet-Based Custom Silicon for Generative AI and Data Center Workloads with Successful 3nm Tapeouts of HBM3 and UCIe IP
- Rambus Delivers Quantum Safe IP Solutions with Next-Generation Root of Trust for Data Center Security
Latest News
- Fraunhofer IPMS develops new 10G TSN endpoint IP Core for deterministic high-speed Ethernet networks
- A new CEO, a cleared deck: Is Imagination finally ready for a deal?
- SkyeChip’s UCIe 3.0 Advanced Package PHY IP for SF4X Listed on Samsung Foundry CONNECT
- Victor Peng Joins Rambus Board of Directors
- Arteris Announces Financial Results for the Fourth Quarter and Full Year 2025 and Estimated First Quarter and Full Year 2026 Guidance