ARC Releases New MetaWare Development Toolkit Featuring Lower Power and Smaller Code Size
ST. ALBANS, England, September 18, 2007 – ARC International today released the MetaWare® Development Toolkit Version 8.0, which enables lower power consumption and smaller memory footprints over previous versions. It includes new versions of ARC’s MetaWare C/C++ Compiler, Debugger, and Eclipse 3.2 based Integrated Development Environment, and supports ARC’s recently introduced VRaptor™-based video subsystems. The ARC® MetaWare 8.0 Toolkit continues the 25-year heritage of MetaWare tools by shortening software development time and ensuring quality application code. A free evaluation version of the new 8.0 Toolkit is now available for download from www.arc.com/documentation
Enabling Low Power and Small Memory Footprints
A key element in the MetaWare 8.0 Toolkit that maximizes the use of small amounts of RAM is the new Automatic Overlay Manager (AOM). It provides features similar to virtual memory paging but does not require an MMU. Traditionally, developers would struggle to create and support a custom overlay scheme. Using the AOM, the compiler, linker, and runtime library work together to automatically detect when overlays need to be loaded and keep the debugger in sync with what is in memory. Furthermore, the debugger has intimate knowledge of the AOM mechanism and can set breakpoints in unloaded overlays. Using AOM makes it easy for ARC customers to reduce RAM size, device cost, and power consumption.
Supports New VRaptor™-Based ARC® Video Subsystems
The MetaWare Development Toolkit 8.0 has been extensively validated with the recently introduced ARC® Video Subsystems that are based on the VRaptor Multicore Architecture, assuring highly stable and industry-leading power consumption and performance for ARC customers.
About ARC’s Patented Configurable Technology
ARC’s patented configurable processor technology enables SoC designers to create silicon that is optimized to the end application. Designers have the freedom to retain necessary functionality while removing unneeded features in a configurable ARC subsystem or processor. The benefit is a system-on-chip (SoC) with an optimal balance of speed, area, and power for a specific application, resulting in a lower power, smaller chip that is less expensive to manufacture. Adding custom instructions to ARC’s subsystems and cores, designers can achieve major gains in application efficiency by defining custom extensions that accelerate critical code.
Availability
The ARC MetaWare Development Toolkit Version 8.0 is now available for licensing by companies worldwide. For more information or a free demonstration of the MetaWare Toolkit contact ARC International at info@arc.com or visit www.arc.com.
About ARC International plc
ARC International is the world leader in configurable media subsystems and CPU/DSP processors. Used by over 140 companies worldwide, ARC’s configurable solutions enable the creation of highly differentiated system-on-chips (SoCs) that ship in hundreds of millions of devices annually. ARC’s patented subsystems and cores are smaller, consume less power, and are less expensive to manufacture than competing products.
ARC International maintains a worldwide presence with corporate and research and development offices in California and St. Albans, UK. For more information visit www.ARC.com. ARC International is listed on the London Stock Exchange as ARC International plc (LSE: ARK).
Related Semiconductor IP
- Temperature Glitch Detector
- Clock Attack Monitor
- SoC Security Platform / Hardware Root of Trust
- SPI to AHB-Lite Bridge
- Octal SPI Master/Slave Controller
Related News
- Synopsys' Latest ARC MetaWare EV Development Toolkit Release Speeds Application Software Development for Embedded Vision Systems
- Synopsys Announces Support for the Open Neural Network Exchange Format in ARC MetaWare EV Development Toolkit
- ARC International Announces New MetaWare Development Toolkit with Enhanced Integrated Development Environment
- MIPS Technologies Introduces New Processor Cores with 32-bit Performance and near 16-bit Code Size
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing