Applied Materials and Soitec Collaborate to Develop Advanced Germanium-on-Insulator Substrates for 45nm and Beyond
â Applied Materials, Inc. and Soitec announced a strategic agreement to jointly develop advanced germanium-on-insulator (GeOI) and other related critical Ge-based processes designed to significantly enhance transistor performance at the 45nm and beyond technology nodes. The companies will combine the power of Soitecâs Smart Cut⢠technology and engineered substrate expertise with the advanced epitaxial deposition capabilities of the Applied Centura® RP Epi system to speed the development and production of these future generation substrates.
âWe are pleased to join forces with industry leader Applied Materials to enable further materials innovation,â said Pascal Mauberger, Soitecâs chief operating officer. âCoupling Appliedâs epitaxial materials capability and broad equipment and technology portfolio with Soitecâs successful history of pioneering and commercializing breakthrough engineered substrates allows us to drive major technical advances in transistor performance over the next three to four chip generations. This technology will be critical to leading chipmakers who are seeking a new set of transistor and substrate solutions to enable a wide range of emerging applications.â
The focus of the joint program is on the development of germanium epitaxial layers that will be transferred using Soitecâs patented Smart Cut technology to build the GeOI wafers. Smart Cut technology is currently used in the vast majority of advanced engineered silicon applications. Applied Materialsâ Centura RP Epi system uses specialized technology to deposit the full range of germanium epi films, from 100% germanium to virtually any germanium/silicon combination, enabling the optimization of a variety of silicon and Ge-based substrate designs.
According to Dr. Randhir Thakur, vice president and general manager of Applied Materialsâ Front End Products group, âGermanium compounds are expected to provide the foundation of many advanced materials in future chips, starting at the 45nm node. Working with Soitec, the leader in SOI (silicon-on-insulator) and other engineered substrates, we can exploit the unique capabilities of our epitaxial technology. By aligning our respective 45nm technology roadmaps, we can accelerate our shared goal of developing cost-effective 300mm GeOI manufacturing processes to enable the volume production of tomorrowâs GeOI-based chips.â
Germanium-based materials show great promise for future high-speed logic applications because they allow electrons to flow faster through the material, potentially speeding transistor switching by 3x to 4x over silicon. Because of bulk siliconâs scaling limitationsâat and beyond the 45nm chip generationâmany chipmakers are evaluating engineered GeOI-type substrates to enhance device performance.
Soitec is the worldâs leading manufacturer and supplier of SOI and emerging strained SOI technology solutions. Headquartered in Bernin, France, Soitec provides a broad range of advanced thin-film substrates for IC manufacturing, including bonded SOI (UNIBONDâ¢) and silicon-on-quartz (SOQ) wafersâall of which are manufactured using Soitecâs proprietary Smart Cut⢠technology.
Applied Materials, Inc. (Nasdaq: AMAT) is the largest supplier of products and services to the global semiconductor industry. Applied Materials' web site is www.appliedmaterials.com.
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related News
- Silicon Design Chain Collaboration Demonstrates Significant 90-nanometer Total Power reduction; Applied Materials, ARM, Cadence and TSMC Integrated Capabilities Deliver Silicon-Validated Power Reduction
- MEMC Conducts Seizure and Files Suit Against Soitec for Patent Infringement
- Synopsys and Applied Materials Collaborate on TCAD Models for Next-Generation Logic and Memory Technologies
- Spin Memory Teams With Applied Materials to Produce a Comprehensive Embedded MRAM Solution
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale