Altera's MAX II Devices are the Fastest CPLDs Ever
San Jose, Calif., April 5, 2004—Altera Corporation (NASDAQ: ALTR), the CPLD market leader, today released new benchmark information showing that the MAX® II device family delivers a 50 percent performance advantage over competing solutions. Based on newly published benchmarks, MAX II devices extend Altera’s performance leadership at a time when demand for faster core performance in CPLD designs is increasing dramatically.
“MAX II devices have an inherent performance advantage over macrocell-based CPLDs due to the new register-rich architecture, which includes very short routing paths,” said Luanne Schirrmeister, Altera’s director of product marketing for MAX products. “The new performance threshold established by the MAX II family benefits digital designers in every segment of the electronics industry by combining an unprecedented low-cost structure with high performance.”
A recently released Gartner Dataquest report on user wants and needs in the programmable logic market shows there is increased demand for higher performance in the CPLD market. The research shows that in 2003, nearly 70 percent of CPLD designs required performance greater than 30 MHz, while the number of designs requiring performance greater than 100 MHz experienced the highest growth. With core frequencies at greater than 300 MHz, MAX II devices can easily achieve the performance requirements of the next generation of CPLD applications. For additional information about this report entitled “Technology Road Map to Future ASIC and FPGA Designs: User Wants and Needs,” or about Gartner, Inc., please visit www.gartner.com.
Benchmark analysis was performed on Altera’s own MAX II CPLD family and the latest CPLD families from both Lattice Semiconductor Corporation and Xilinx, Inc. Utilizing Altera’s Quartus® II version 4.0 design software, Lattice’s ispLEVER version 3.0 design software, and the Xilinx ISE version 6.2 design software, Altera compiled over 100 designs targeting each device family. Using “best-effort” settings, the results of the exercise show that on average, MAX II devices outperform Lattice’s ispXPLD devices by 80 percent and Xilinx’s CoolRunner II devices by 50 percent.
Details on the exact methods utilized for this analysis, specific recommendations on performing customer benchmarks, and a results summary will be discussed in a net seminar on effective performance comparisons on April 8, 2004; register at www.altera.com/education/net_seminars/current/ns_0408.html. Additional information is also available on the Altera web site at www.altera.com.
About Altera
Altera Corporation (NASDAQ: ALTR) is the world’s pioneer in system-on-a-programmable-chip (SOPC) solutions. Combining programmable logic technology with software tools, intellectual property, and technical services, Altera provides high-value programmable solutions to approximately 14,000 customers worldwide. More information is available at www.altera.com.
###
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related News
- Altera Maximizes Its CPLDs by Enhancing the MAX II Family
- Altera Takes Radical New Direction with MAX II CPLDs
- MAX II CPLDs Reduce PCI System Costs
- Altera Begins Shipping MAX II Devices, Industry's Lowest-Cost CPLDs
Latest News
- Will RISC-V reduce auto MCU’s future risk?
- Frontgrade Gaisler Launches New GRAIN Line and Wins SNSA Contract to Commercialize First Energy-Efficient Neuromorphic AI for Space Applications
- Continuous-Variable Quantum Key Distribution (CV-QKD) system demonstration
- Latest intoPIX JPEG XS Codec Powers FOR-A’s FA-1616 for Efficient IP Production at NAB 2025
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications