Altera Maximizes Its CPLDs by Enhancing the MAX II Family
Altera's MAX IIZ CPLDs Now with Lower Power and Industrial-Grade Devices
San Jose, Calif. -- October 12, 2009 -- Altera Corporation (NASDAQ: ALTR) today announced it is enhancing its MAX II® CPLD family by offering industrial-grade temperature ranges and lowering the power of its MAX IIZ devices. The MAX IIZ CPLDs' combination of density, I/O, and small package size, now with 55 percent lower static power, make them an ideal fit for cost- and power-sensitive applications. These new capabilities open MAX IIZ CPLDs to a broader range of markets such as industrial, computer and office automation, medical, and consumer applications.
“When Altera first introduced the MAX IIZ CPLD to the market, it was designed primarily for portable, handheld devices.” said Luanne Schirrmeister, senior director of component product marketing at Altera Corporation. “By offering MAX IIZ CPLDs in industrial-grade temperature ranges and at lower power than before, Altera is enabling designers to lower their power consumption and reduce board space, thus lowering costs in applications that were never previously considered for MAX IIZ devices.”
Pricing and Availability
Altera's MAX IIZ EPM240Z M68 devices are available now at $1.25 in high volumes. Additionally, over 20 MAX IIZ design examples, enabling designers to quickly and cost effectively create and customize their designs, are available at www.altera.com/support/examples/max/exm-max.html. For more information on MAXIIZ devices, visit www.altera.com/pr/maxiiz/20091012.
About Altera
Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more about Altera's FPGA, CPLD and ASIC devices at www.altera.com.
Related Semiconductor IP
- USB 20Gbps Device Controller
- Ultra-High-Speed Time-Interleaved 7-bit 64GSPS ADC on 3nm
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- AGILEX 7 R-Tile Gen5 NVMe Host IP
Related News
- Altera Quartus II Software v14.1 Enables TFLOPS Performance in Industry's First FPGA with Hardened Floating Point DSP Blocks
- Altera and TSMC Innovate Industry-first, UBM-free WLCSP Packaging Technology Platform for MAX 10 FPGA Products
- Altera Announces New Spectra-Q Engine for Industry-leading Quartus II Software to Accelerate FPGA and SoC Design
- Altera Showcases the Capabilities of Single-Chip Configurable Processors in Latest MAX 10 FPGA Kit
Latest News
- BrainChip Expands Global Reach, Announces Akida Boards and AI Development Kits Available at DigiKey
- Qualitas Semiconductor Successfully Demonstrates Live UCIe PHY IP at AI Infra Summit 2025
- Silicon Creations Announces 1000th Production FinFET Tapeout at TSMC and Immediate Availability of Full IP Library on TSMC N2 Technology
- Intel and NVIDIA to Jointly Develop AI Infrastructure and Personal Computing Products
- Comcores MACsec IP is compliant with the OPEN Alliance Standard