Altera Introduces Industry's Lowest Cost Configuration Device Family
Companion Device to Cyclone FPGA Reinforces Altera's Value Proposition for High-Volume Users of Programmable Logic
San Jose, Calif., September 30, 2002—Altera Corporation (Nasdaq: ALTR) today introduced the industry's lowest-cost configuration devices to complement the new low-cost Cyclone™ FPGA family. By developing the industry's lowest cost configuration device family in tandem with the world's lowest cost FPGA device, Altera has created the ideal programmable solution for addressing high-volume applications across a wide range of markets including consumer, communications, computer peripherals, automotive, and industrial.
"Altera's new serial configuration family marks a break with the past, in which programmable logic vendors offered configuration devices that were focused only on density and features," said David Greenfield, senior director of product marketing at Altera. "This serial configuration family is the first in the industry that, like Cyclone FPGAs, was designed specifically to minimize cost without compromising key features."
By themselves, Cyclone devices enjoy a 50 percent price advantage over competing FPGAs. The addition of these new serial configuration devices further extends that advantage, giving Altera a 65 percent price advantage over other options for a total FPGA and configuration device solution.
Altera's new serial configuration devices are reprogrammable, greatly extending their value over one-time-programmable configuration devices to provide enhanced functionality at a lower price. They also support in-system programmability (ISP), offering system designers with the flexibility to program devices while they are on the board.
With ISP, Altera users can deliver new functionality and upgrades for their products that are deployed in the field. In addition, the new configuration devices are available in an 8-pin small outline integrated circuit (SOIC) package that consumes as little as 3 percent of the area of the accompanying Cyclone FPGA which minimizes board space and reduces development and manufacturing costs for Altera customers.
"As FPGAs encroach upon the low-end ASIC space, it's important that programmable logic vendors focus on offering an overall low-cost solution," said Jordan Selburn, principal analyst, ASIC products, at iSuppli Corporation. "This is critical for them given recent attempts by some vendors to reintroduce gate arrays at the low-end of the market."
Software Support and Availability
The new serial configuration devices are supported by Altera's Quartus® II development software and are offered in an 8-pin SOIC package. The 1 Mbit EPCS1 and the 4 Mbit EPCS4 devices will be available in production quantities in Q1 2003. Projected volume pricing by the end of 2003 for the EPCS1 is $1.10 for 100K units and for the EPCS4 is $2.50 for 100K units.
About the Cyclone Device Family
Cyclone devices are the industry's lowest-cost FPGAs. With densities ranging from 2,910 to 20,060 logic elements, Cyclone devices feature up to 288 Kbits of embedded memory and are based on a 1.5-V all-layer-copper SRAM process. Cyclone devices offer up to two phase-locked loops (PLLs) per device and a hierarchical clocking structure for extensive on- and off-chip clock management. Each device supports a variety of single-ended I/O standards such as LVTTL, LVCMOS, PCI, and SSTL-2/3. Cyclone devices have dedicated circuitry to interface with high-performance external single data rate (SDR) SDRAM and double data rate (DDR) SDRAM and FCRAM memory devices. For more information about the Cyclone device family, visit http://www.altera.com/cyclone.
About Altera
Altera Corporation (Nasdaq: ALTR) is the world's pioneer in system-on-a-programmablechip (SOPC) solutions. Combining programmable logic technology with software tools, intellectual property, and technical services, Altera provides high-value programmable solutions to approximately 14,000 customers worldwide. More information is available at http://www.altera.com.
###
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related News
- Lattice Semiconductor Announces Lowest Cost Design Platform for FPGAs With Configurable SERDES
- Altera Ships Cyclone V Family - the Lowest Power, Lowest Cost 28-nm FPGAs Available on the Market Today
- Lattice Announces MachXO3 FPGA Family; Most Advanced, Lowest Cost per I/O Programmable Bridging and I/O Expansion Solution
- Credo Delivers Industry's Lowest Power 100G MUX Device Based on 50Gbps SerDes Technology
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers