Adapteva close to sampling 28-nm, 64-core coprocessor
Peter Clarke, EETimes
3/18/2012 7:54 AM EDT
The Epiphany architecture is designed to operate as an accelerator for DSP tasks such as speech recognition and image processing. The company has started out in specialized applications such as military, engineering services and financial markets, but is now looking to move into mobile applications.
To read the full article, click here
Related Semiconductor IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- IPSEC AES-256-GCM (Standalone IPsec)
- Parameterizable compact BCH codec
- 1G BASE-T Ethernet Verification IP
- Network-on-Chip (NoC)
Related News
- Adapteva Announces 28nm 64-Core Epiphany-IV Microprocessor Chip
- Adapteva Uses Magma's RTL-to-GDSII Flow to Tape Out a 28-nm 64-Core Microprocessor Chip
- Plurality's 64-Core Accelerator Delivers Market's Highest Performance per Cost, Power and Size
- Adapteva Scalable IP to Transform Multicore Computing Landscape
Latest News
- Mythic to Challenge AI’s GPU Pantheon with 100x Energy Advantage and Oversubscribed $125M Raise
- Accelerating Vehicle Electrification and Intelligence to Drive Automotive Semiconductor Market to Nearly US$100 Billion by 2029
- Cassia.ai Achieves Breakthrough in AI Accelerator Technology with Successful Tapeout of two Test Chips
- Toshiba to accelerate semiconductor design innovation with Siemens’ EDA software
- SEMIFIVE Strengthens AI ASIC Market Position Through IPO “Targeting Global Markets with Advanced-nodes, Large-Die Designs, and 3D-IC Technologies”