AccelChip Acquires DSP Intellectual Property Company, Bit-tru
Addition of DSP Core Cells Complements High-Level Synthesis Tool
Milpitas, CA., USA, October 21, 2003, AccelChip, the industry’s only provider of automated flows from algorithms to silicon, today announced the acquisition of Bit-tru, Inc., a San Diego based company. Bit-tru’s comprehensive libraries of high performance digital signal processing (DSP) models will be integrated into the AccelChip DSP synthesis and verification environment.
“Companies are seeking a solution that bridges the gap between their DSP algorithm development teams and their ASIC and FPGA design teams. Their goals are to increase verification performance, reduce design iterations and shorten design cycle times,” said Dan Ganousis, president and CEO of AccelChip. “By combining Bit-tru’s expertise and extensive block- and platform-level libraries with AccelChip’s advanced algorithmic synthesis and verification environment, AccelChip is uniquely positioned to deliver this solution.”
“We were impressed with AccelChip’s world-class software development team and the strength of their management,” said Tom Cesear, cofounder of Bit-tru. “By combining forces, we’re now able to provide a solution that delivers on the promise of algorithmic synthesis including increased performance and reduced system costs, power or form factors.”
AccelChip provides a synthesis and verification environment for DSP algorithm designers who implement in FPGAs or ASICs. The toolset automatically converts MATLAB designs from floatingpoint to fixed-point, providing designers the ability to verify the implementation much sooner in the process. AccelChip also enables rapid design exploration targeting performance, power, area, and cost tradeoffs for optimal results. The output is a technology optimized synthesizable netlist that fits into standard ASIC and FPGA design flows. Unlike other architecture synthesis tools, AccelChip uses a single golden design source throughout the process, eliminating time consuming and error prone rewrites.
Availability
AccelChip Consulting Services, AccelChip DSP Synthesis and Bit-tru’s optimized DSP models are currently all available. Bit-tru’s optimized DSP models will be integrated into AccelChip DSP Synthesis in the fourth quarter of 2003. Please visit www.accelchip.com or contact your local sales office at sales@accelchip.com for more information.
About AccelChip, Inc.
AccelChip, Inc., founded in 2000 and headquartered in Milpitas, California, develops and markets design tools, intellectual property, and consulting services that enable a true, top-down DSP design process. AccelChip's innovative electronic design automation solutions link the domain specific DSP design environment with proven silicon design flows, allowing DSP algorithm developers to go directly from MATLAB to silicon implementation with high quality results.
For more information, contact Tom Feist at (971) 204-0150 x237 (tom.feist@accelchip.com).
All trade names and trademarks are the property of their respective owners. Copyright 2003, AccelChip, Inc. All rights reserved.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related News
- Intellectual Property Servicing Centre Opens at Hong Kong Science Park; Establishes IP Servicing Platform for the Semiconductor Industry
- Summit Design Launches Intellectual Property Initiative to Enable Consistent, Pre-Verified, Multi-Vendor Compatible IP
- The TPL Group Names F. Eric Saunders Chief Counsel for Intellectual Property (IP) and Dennis Miller Vice President of IP Development Engineering
- Impinj Stages Semiconductor Industry Event; Panel of Chip Intellectual Property Experts to Discuss Role of Logic Nonvolatile Memory in High Growth Electronics Markets
Latest News
- Presto Engineering Group Acquires Garfield Microelectronics Ltd, Creating Europe’s Most Comprehensive ASIC Design to Production One-Stop-Shop
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms