Government agency BICRO supports Xylon project with $1 Million
Funding agreement was signed between Mr. Dalibor Marijanoviæ, BICRO General Manager and Mr. Davor Kovacec, Xylon CEO. BICRO provides 70% of overall project expenses while Xylon provides remaining 30% from private funds.
Funding will enable Xylon to develop logi3D graphic accelerator optimized for FPGA (Field Programmable Gate Array). The logi3D will assure shorter development cycles and greater flexibility within lower cost. The use of logi3D is applicable in automotive, medical, industrial, military and entertainment electronics.
About BICRO Ltd
The Business Innovation Center of Croatia – BICRO Ltd was founded by the Croatian government in 1998. in order to implement technology development and innovation support programs. It is a central institution in the national innovation system for supporting innovation and technology advancement.
In 2006. The Croatian government adopted the guidelines for Support to the National Technology and Innovation System. In accordance with these Guidelines a comprehensive support program for entrepreneurship based on innovation and new technologies was created. The program entitled "The support for entrepreneurship based on innovation and new technologies program" consists of five complementary sub-programs: RAZUM, TEHCRO, VENCRO, IRCRO and KONCRO. has been entrusted to the Business Innovation Center of Croatia – BICRO Ltd, a government organization under the umbrella of the Ministry of Science, Education and Sports.
About Xylon d.o.o.
Xylon is a leading provider of FPGA-based development systems for the industrial, medical and automotive markets. It provides optimized IP cores, from its logicBRICKS™ library, interfaces and services that improve designers' effectiveness and lower overall production costs. Xylon headquarters and R&D team are located in Zagreb, Croatia, Europe, with offices in Germany and distributors in Japan for marketing, sales and support.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
Related News
- UNISOC and Imagination carry out strategic cooperation on AI based on IMG Series3NX neural network accelerator
- Think Silicon demonstrates early preview of Industry's first RISC-V ISA based 3D GPU at the RISC-V Summit
- Another Industry first: Extreme Networking- 1K TCP & UDP Session on intel/Xilinx FPGAs, high availability application performance - 2U Accelerator box with Linux iWARP/RoCE
- AccelerComm announces 5G O-RAN standards-compliant base station accelerator based on Silicom's N5010 platform
Latest News
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development