3-D FPGAs enable silicon convergence
R. Colin Johnson, EETimes
4/24/2012 2:45 PM EDT
PORTLAND, Ore.—The three-dimensional (3-D) field-programmable gate array (FPGA) is enabling the era of silicon convergence, according to Altera Corp. (San Jose, Calif.), which is incorporating application specific integrated circuits (ASICs), application-specific standard products (ASSPs), digital signal processors (DSPs) and micro-processor units (MPUs).
"3-D affords the capability of integrating FPGAs with ASICs, with memory with ASSPs, DSPs, MPUs or even with FPGAs from other vendors, thereby boosting system performance by minimizing power, downsizing form factor and lowering BoM [bill of materials]," said Jeff Waters, senior vice president and general manager of military, industrial and computing division at Altera. "The promise of 3-D packaging is so great that Altera is dedicated to surmounting the engineering challenges of silicon interposer fabrication, optimizing resulting signal integrity, solving system integration issues, and managing yield and cost."
To read the full article, click here
Related Semiconductor IP
- Video Tracking FPGA IP core for Xilinx and Altera
- Video Tracking FPGA IP core for Xilinx and Altera
- Video Tracking FPGA IP core for Xilinx and Altera
- SATA Host on Altera Arria II GX
- SATA Device Controller on Altera Arria II GX
Related News
- Rapid Silicon Leads the Way with First Complete Open-Source FPGA EDA Tool-Chain
- Think Silicon to Showcase its Latest Ultra-Low-Power 3D Graphics and AI in One IP Architecture at Embedded World 2024
- Rapid Silicon Introduces Revolutionary Rapid eFPGA Configurator for Hassle Free Embedded FPGA Evaluation
- X-Silicon Introduces the World's First Vulkan Driver Implementation for RISC-V, Enabling an entire Ecosystem of 3D Graphics, AI and Compute for Low-Power, Mobile, Edge and IOT Devices
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack