3-D FPGAs enable silicon convergence
R. Colin Johnson, EETimes
4/24/2012 2:45 PM EDT
PORTLAND, Ore.—The three-dimensional (3-D) field-programmable gate array (FPGA) is enabling the era of silicon convergence, according to Altera Corp. (San Jose, Calif.), which is incorporating application specific integrated circuits (ASICs), application-specific standard products (ASSPs), digital signal processors (DSPs) and micro-processor units (MPUs).
"3-D affords the capability of integrating FPGAs with ASICs, with memory with ASSPs, DSPs, MPUs or even with FPGAs from other vendors, thereby boosting system performance by minimizing power, downsizing form factor and lowering BoM [bill of materials]," said Jeff Waters, senior vice president and general manager of military, industrial and computing division at Altera. "The promise of 3-D packaging is so great that Altera is dedicated to surmounting the engineering challenges of silicon interposer fabrication, optimizing resulting signal integrity, solving system integration issues, and managing yield and cost."
To read the full article, click here
Related Semiconductor IP
- Aurora-like 64b/66b @14Gbps for ALTERA Devices
- Aurora-like 8b/10b @3Gbps for ALTERA Devices
- SATA Device Controller on Altera Arria II GX
- SATA Host on Altera Arria II GX
- eCPRI Altera® FPGA IP
Related News
- InCore Unveils SoC Generator Platform: From Idea to FPGA Validation in Minutes; Demonstrates Silicon Proof of Auto-Generated SoC
- Deca and Silicon Storage Technology Announce Strategic Collaboration to Enable NVM Chiplet Solutions
- Amid rising cyber threats, EnSilica joins the CHERI Alliance to enable safe & secure silicon
- Artisan Components' Libraries Selected By empowerTel Networks For Use In Industry's First Convergence Processors
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs