DiSTI and TES Electronics Solutions are Driving Down the Costs to Develop On-Screen Displays
– The DiSTI Corporation, a global leader in Human Machine Interface (HMI) development, today announces GL Studio® integration with the D/AVE 2D hardware IP core rendering engine produced by TES Electronic Solutions. This new capability enables the award winning GL Studio toolkit to produce embeddable interface content for commercial grade FPGA applications including electronic dashboards and on-screen displays for the Automotive and Aviation industries. A functional demonstration of a GL Studio developed interface, rendered by the D/AVE 2D hardware IP core into the Altera Cyclone® III family of FPGA, will be featured in Booth 927 at the SAE World Congress in Detroit, Michigan, April 20-23, 2009.
The use of FPGA (field programmable gate array) technology, coupled with the high-end GL Studio user interface development tool supporting industry standard OpenGL & OpenGL ES graphics APIs, allows the embedded display development community to produce high quality graphics content with a shorter time-to-market, insulation against hardware end-of-life, ability to re-program in the field to fix bugs, and lowers non-recurring engineering costs.
“This new product integration with D/AVE 2D from TES Electronic Solutions will provide unprecedented power and flexibility in generating compelling on-screen displays at a fraction of the traditional development and deployment costs,” says Darren Humphrey, Chief Technology Officer for DiSTI. “The Automotive and Aerospace industries have been waiting for this breakthrough technology to expand the limits of what they can do with display development and we are proud to be at the forefront of this technology.”
The sample interface, developed by DiSTI using GL Studio as a proof-of-concept demonstrator, illustrates a multifunction automotive on-screen display featuring dashboard instrumentation, environmental controls, entertainment controls, and system diagnostics. A complete development environment will be demonstrated at the SAE World Congress to showcase how rapidly and effortlessly automotive manufacturers can develop these new, next generation displays.
Related Semiconductor IP
- 2D GPU Hardware IP Core
- Advanced 2D Graphics Controller
- 2D Graphics Hardware Accelerator (AXI Bus)
- 2D Graphics Hardware Accelerator (AHB Bus)
- 2D Graphics Hardware Accelerator (AXI4 Bus)
Related News
- Imagination and Telechips drive automotive display diversity with hardware virtualization
- SoC Secure Boot Hardware Engine IP Core Now Available from CAST
- Crypto Quantique adds TRNG to its quantum-derived, side-channel protected PUF hardware IP block
- VeriSilicon’s Display Processing IP DC8200-FS has achieved ISO 26262 ASIL B certification
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack