Xilinx Demonstrates Next-Generation 100GE Interface with Best-in-Class Ecosystem Support
Xilinx, NetLogic, Sarance, Avago & Ixia Showcase End-to-End 100GE Link for Core, Metro, Data Center & Access Aggregation Applications
SAN DIEGO -- March 24, 2009-- Xilinx, Inc. (Nasdaq: XLNX) announced its participation at this week's OFC/NFOEC in San Diego, California, where the company will provide a live demonstration of its next-generation 100GE interface with best-in-class ecosystem support for core, metro, data center and access aggregation network applications.
At NetLogic booth #3045, Xilinx, NetLogic Microsystems, Inc., Sarance Technologies, Inc., Avago Technologies and Ixia will demonstrate 100Gbps of real Ethernet traffic across the world's first single-FPGA 100GE targeted design platform for telecommunications equipment manufacturers. This demonstration will showcase the Xilinx Virtex(R)-5 TXT FPGA, NetLogic NLP10142 100GE physical layer solution, Sarance HSEC 100GE MAC and PCS cores, Avago parallel optics, and Ixia 100GE Development Platform.
Altogether, the companies are demonstrating an end-to-end solution for design, development and test of an 802.3ba-compliant 100GE link, making it possible for today's leading telecommunications equipment manufacturers to accelerate time-to-market, enhance interoperability and reduce development expense for next-generation 100GE.
About Virtex-5 TXT FPGAs
The award-winning Xilinx Virtex-5 TXT FPGA is the world's first single-chip FPGA optimized for 40-Gigabit Ethernet, 100-Gigabit Ethernet, and other ultra high-bandwidth communication protocol bridging, switching and aggregation applications. Available now in production quantities, Virtex-5 TXT FPGAs take serial connectivity leadership to the highest level with 48 6.5Gbps multi-gigabit (GTX) transceivers and a more efficient implementation of the industry's first 100-GE media access controller (MAC). Delivering 600Gbps total bandwidth, Virtex-5 TXT FPGAs meet the stringent performance requirements for next generation telecommunications equipment, including 100GbE to 120Gbps Interlaken, 40Gbps Quad XAUI to 50Gbps Interlaken, OC-768 to OTU-3, and SFI-5 to 4xSFI4.2.
Designed to improve signal integrity and lower power consumption for reliable operation of 10/100Gbps links, Virtex-5 FPGAs are the foundational element of a targeted design platform for high-bandwidth protocol bridging, fully supported with application-specific IP, development tools and reference designs. Hardware enhancements unique to Xilinx transceivers reduce the size of the 100GE and Interlaken cores by over 20 percent.
For more information on Virtex-5 TXT FPGAs, available today in production quantities, go to: http://www.xilinx.com/products/virtex5/txt.htm.
About OFC/NFOEC 2009
The Optical Fiber Communication Conference and Exposition and The National Fiber Optic Engineers Conference introduce the most significant technical and commercial advances taking place in the global optical communications industry. The conference and exposition are the foundation of the optical communications field and bring together the people, products and information that drive technology from systems integration and enterprise solutions to service provider deployment. For more information, visit http://www.ofcnfoec.org.
About
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- ARC Functional Safety Software
Related News
- USB 4.0, MIPI DSI/CSI 2.0, Display Port 1.4, HDMI 2.1, DDR5, PCIe5.0, 1G Ethernet IP Cores and many more Wired Interface IP Cores available for immediate licensing
- GbE (10/100/1000Base-T) PHY IP is available for immediate licensing for Superfast and Low Power Ethernet interface
- USB 3.0 IP, MIPI D-PHY v1.2 IP, Display Port v1.4 IP, 1G Ethernet IP, the Best-Selling Interface IP Cores solutions through T2M in 2022
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
Latest News
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack
- VeriSilicon Expands DSP Portfolio with Silicon-Proven ZSP5000 Vision Core Series for Edge Intelligence
- HDMI Forum Releases Version 2.2 of the HDMI Specification