low jitter PLL IP
Filter
Compare
333
IP
from
36
vendors
(1
-
10)
-
Low Jitter PLL on TSMC CLN7FF
- Electrically Programmable PLL for multiple applications
- Wide Ranges of Output Frequency for diverse clocking needs
- Implemented with Analog Bits’ proprietary architecture
- Low power consumption
-
Ultra-low power and low jitter PLL
- Ultra-low power, low to 100uA@100MHz;
- Low jitter design
-
Low Jitter RF PLL for Sub-1G RF IP Application - SMIC 55nm
- Low Jitter RF PLL for Sub-1G RF IP Application
-
PCIe Gen4/5/6 Class Low Jitter LC PLL on TSMC CLN7FF
- High performance design emphasis for meeting low jitter requirements in PCIe Gen4 & Gen5 applications
- Implemented with Analog Bits’ proprietary LC architecture
- Low power consumption
- Spread Spectrum Clock Generation (SSCG) and tracking capability
-
PCIe Gen4/5/6 Class Low Jitter LC PLL on TSMC CLN6FF
- High performance design emphasis for meeting low jitter requirements in PCIe Gen3/4/5 applications
- Implemented with Analog Bits’ proprietary LC architecture
- Low power consumption
- Spread Spectrum Clock Generation (SSCG) and tracking capability
-
PCIe Gen4/5/6 Class Low Jitter LC PLL on TSMC CLN3P-CLN3X
- High performance design emphasis for meeting low jitter requirements in PCIe Gen4 & Gen5 applications
- Implemented with Analog Bits’ proprietary LC architecture
- Low power consumption
- Spread Spectrum Clock Generation (SSCG) and tracking capability
-
PCIe Gen4/5/6 Class Low Jitter LC PLL on TSMC CLN3E
- High performance design emphasis for meeting low jitter requirements in PCIe Gen4 & Gen5 applications
- Implemented with Analog Bits’ proprietary LC architecture
- Low power consumption
- Spread Spectrum Clock Generation (SSCG) and tracking capability
-
PCIe Gen4/5/6 Class Low Jitter LC PLL on TSMC CLN2P
- High performance design emphasis for meeting low jitter requirements in PCIe Gen4 & Gen5 applications
- Implemented with Analog Bits’ proprietary LC architecture
- Low power consumption
- Spread Spectrum Clock Generation (SSCG) and tracking capability
-
10~240MHz in, 1.5~3.0GHz, low jitter fractional-N PLL, TSMC 40LP
- Supports wide input frequency range: 10MHz to 240MHz
- Supports 3:1 output frequency range allows optimization for power and jitter performance
- 24-bit fractional accuracy
- Supports Spread Spectrum Clocking
-
10~240MHz in, 1.5~3.0GHz, low jitter fractional-N PLL, TSMC 22ULL 1.8V, N/S orientation
- Supports wide input frequency range: 10MHz to 240MHz
- Supports 3:1 output frequency range allows optimization for power and jitter performance
- 24-bit fractional accuracy
- Supports Spread Spectrum Clocking
