automotive Ethernet PHY IP
Filter
Compare
27
IP
from 9 vendors
(1
-
10)
-
Multiport TSN Switch
- IEEE 802.AS (IEEE 1588v2 P2P – Layer 2, 802.AS profile).
- Full-Duplex Ethernet 10/100/1000base-TX FX interfaces.
- Configurable 2 to 12 Ethernet ports.
-
MACsec Engine, 1G to 50G Single-Port, with TSN support
- Packet Interface
- SA and classification scaling
- Control Interface
- Protocol Support
-
MACsec Engine, 1G to 100G Single-Port
- Full line-rate throughput
- Feature reach
- Highly configurable
- Software and integration support
-
32G PHY in TSMC (N3A) for Automotive
- Includes one, two, four, eight or sixteen full-duplex transceivers (transmit and receive functions)
- Supports back channel initialization, aggregation, bifurcation, and power management
- Supports both internal and external reference clock connections to the PHY
- Configurable transmitter and receiver equalization, supporting chip-to-chip, port side, backplane interfaces
-
MP10, USB 3.1/PCIe 3.0 PHY, GF 22FFDSOI x1, N/S, for Automotive, ASIL B Random, AEC-Q100 Grade 1
- Supports 1.25 Gbps to 10 Gbps data rates
- Supports PCI Express 3.1, SATA 6G, SGMII
- Supports x1 to x16 macro configurations
-
10G Multi-Protocol PHY, GF 22FDSOI x1, N/S, for Automotive, ASIL B Random, AEC-Q100 Grade 1
- Supports 1.25 Gbps to 10 Gbps data rates
- Supports PCI Express 3.1, SATA 6G, SGMII
- Supports x1 to x16 macro configurations
-
32G PHY in TSMC (N5A, N3A) for Automotive
- Includes one, two, four, eight or sixteen full-duplex transceivers (transmit and receive functions)
- Supports back channel initialization, aggregation, bifurcation, and power management
- Supports both internal and external reference clock connections to the PHY
- Configurable transmitter and receiver equalization, supporting chip-to-chip, port side, backplane interfaces