UALink IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Compare 3 IP from 3 vendors (1 - 3)
  • 224G SerDes PHY and controller for UALink for AI systems
    • UALink, the standard for AI accelerator interconnects, facilitates this scalability by providing low-latency, high-bandwidth communication.
    • As a member of the UALink Consortium, Cadence offers verified UALink IP subsystems, including controllers and silicon-proven PHYs, optimized for robust performance in both short and long-reach applications and delivering industry-leading power, performance, and area (PPA).
    Block Diagram -- 224G SerDes PHY and controller for UALink for AI systems
  • UALink IP Solution
    • Lightweight, low latency IP solution for XPU to XPU interconnects optimized for AI workloads
    • Fully integrated IP solution for AI accelerators (XPUs), GPUs, and switches
    • Enables maximum throughput with up to 200Gbps per lane
    • Supports memory sharing capabilities to expand compute and memory resources from XPU to XPU
    Block Diagram -- UALink IP Solution
  • Extended Long-Reach (XLR) Multi Standard SerDes (MSS) IP
    • The UltraAthenaCORE Extended Long-Reach (XLR) Multi Standard SerDes (MSS) IP is a high-performance, area and latency optimized, DSP-based PHY.
    • It is a highly configurable IP that supports all leading edge NRZ and PAM data center standards from 10 Gbps to 224 Gbps, supporting diverse protocols such as 10/25/50/100/200 Gbps Ethernet and UALink.
×
Semiconductor IP