MIPI DSI V1.3 Controller IP

Filter
Filter

Login required.

Sign in

Compare 2 IP from 1 vendors (1 - 2)
  • DSI v1.3 Transmit IP Core
    • The DSI Tx Controller IP is designed to provide MIPI DSI 1.3 – compliant high-speed serial connectivity for the host (mobile application processor) using 1 to 4 D-PHYs depending on bandwidth needs.
    Block Diagram -- DSI v1.3 Transmit IP Core
  • DSI Receiver Controller
    • The DSI v1.3 Receiver Controller IP is designed to provide MIPI DSI 1.3 compliant high-speed serial connectivity for device (mobile display modules) with Type 1 to 4 architectures.
    • Serial connectivity to the mobile applications processor’s DSI host is implemented using 1 to 4 D-PHY’s (also available from Arasan), depending on display bandwidth needs.
    Block Diagram -- DSI Receiver Controller
×
Semiconductor IP