array:1 [
"searches " => array:3 [
0 => array:11 [
"q " => "AC'97 Audio Controller "
"query_by " => "text_high_priority, text_low_priority "
"query_by_weights " => "100, 1 "
"max_candidates " => 10000
"per_page " => 10
"page " => 1
"facet_by " => "provider.object, asic.foundry, asic.foundry_node, asic.node_foundry, asic.node, productTypes "
"max_facet_values " => 1000
"sort_by " => "_text_match:desc "
"prioritize_exact_match " => false
"text_match_type " => "max_weight "
]
1 => array:11 [
"q " => "AC'97 Audio Controller "
"query_by " => "text_high_priority, text_low_priority "
"query_by_weights " => "100, 1 "
"max_candidates " => 10000
"per_page " => 10
"page " => 1
"facet_by " => "provider.object, asic.foundry, asic.foundry_node, asic.node_foundry, asic.node, productTypes "
"max_facet_values " => 1000
"sort_by " => "_text_match:desc "
"prioritize_exact_match " => false
"text_match_type " => "max_weight "
]
2 => array:11 [
"q " => "AC'97 Audio Controller "
"query_by " => "text_high_priority, text_low_priority "
"query_by_weights " => "100, 1 "
"max_candidates " => 10000
"per_page " => 10
"page " => 1
"facet_by " => "provider.object, asic.foundry, asic.foundry_node, asic.node_foundry, asic.node, productTypes "
"max_facet_values " => 1000
"sort_by " => "_text_match:desc "
"prioritize_exact_match " => false
"text_match_type " => "max_weight "
]
]
]
array:1 [
"results " => array:3 [
0 => array:8 [
"facet_counts " => array:6 [
0 => array:4 [
"counts " => array:3 [
0 => array:3 [
"count " => 1
"highlighted " => "{"id":3,"name":"CAST","providerslug":"cast"} "
"value " => "{"id":3,"name":"CAST","providerslug":"cast"} "
]
1 => array:3 [
"count " => 1
"highlighted " => "{"id":179,"name":"SmartDV Technologies","providerslug":"smartdv-technologies"} "
"value " => "{"id":179,"name":"SmartDV Technologies","providerslug":"smartdv-technologies"} "
]
2 => array:3 [
"count " => 1
"highlighted " => "{"id":117,"name":"Beyond Semiconductor","providerslug":"beyond-semiconductor"} "
"value " => "{"id":117,"name":"Beyond Semiconductor","providerslug":"beyond-semiconductor"} "
]
]
"field_name " => "provider.object "
"sampled " => false
"stats " => array:1 [
"total_values " => 3
]
]
1 => array:4 [
"counts " => []
"field_name " => "asic.foundry "
"sampled " => false
"stats " => array:1 [
"total_values " => 0
]
]
2 => array:4 [
"counts " => []
"field_name " => "asic.foundry_node "
"sampled " => false
"stats " => array:1 [
"total_values " => 0
]
]
3 => array:4 [
"counts " => []
"field_name " => "asic.node_foundry "
"sampled " => false
"stats " => array:1 [
"total_values " => 0
]
]
4 => array:4 [
"counts " => []
"field_name " => "asic.node "
"sampled " => false
"stats " => array:1 [
"total_values " => 0
]
]
5 => array:4 [
"counts " => array:1 [
0 => array:3 [
"count " => 3
"highlighted " => "sip "
"value " => "sip "
]
]
"field_name " => "productTypes "
"sampled " => false
"stats " => array:1 [
"total_values " => 1
]
]
]
"found " => 3
"hits " => array:3 [
0 => array:5 [
"document " => array:48 [
"asic.foundry " => []
"asic.foundry_node " => []
"asic.foundry_node_process " => []
"asic.node " => []
"asic.node_foundry " => []
"blockdiagram " => "/upload/catalog/product/blockdiagram/23377/icon_ac97-ctrl-block-686d0d925815f.png.webp "
"category.id " => array:1 [
0 => 787
]
"category.name " => array:1 [
0 => "AC'97 IP Cores "
]
"category.slug " => []
"created_at " => 1751977362
"id " => "23377 "
"keyfeatures " => """
<p><strong>Industry Standard Compliance</strong></p>\r\n
\r\n <ul>\r\n
\t <li>AC’97 Rev 2.3 Compliant</li>\r\n \t <li>Full support for single-codec operation at 48kHz sample rate</li>\r\n </ul>\r\n
\r\n <p><strong>Flexible Interface Options</strong></p>\r\n
\r\n <ul>\r\n
\t <li><strong>Control:</strong> AXI-Lite, APB, or generic microcontroller interface</li>\r\n \t <li><strong>Data:</strong> AXI-stream or AXI</li>\r\n \t <li>Hardware configurable TX/RX FIFO depths with AXI-stream data interface</li>\r\n \t <li>Software programmable internal DMA with AXI data interface</li>\r\n </ul>\r\n
\r\n <p><strong>Power, Reset, and Interrupt Management</strong></p>\r\n
\r\n <ul>\r\n
\t <li>Cold and warm reset sequences</li>\r\n \t <li>Power-down detection and recovery</li>\r\n \t <li>Overrun/underrun detection with configurable thresholds</li>\r\n </ul>\r\n
\r\n <p><strong>Multiple Channel Support</strong></p>\r\n
\r\n <ul>\r\n
\t <li>Supports up to 10 transmit/receive audio channels</li>\r\n \t <li>Software configurable number of audio channels and channel-slot routing</li>\r\n \t <li>Sample depth up to 20-bit, per AC’97 Rev 2.3</li>\r\n </ul>
"""
"keyfeatures_cn " => ""
"keywords " => ""
"logo " => "cast-66bb475b9ffc0.webp "
"logo2 " => "cast-66bb475b9ffc0.webp "
"name " => "asic.node "
"overview " => """
<p>The AC97-CTRL Audio Controller is a configurable IP block designed to simplify the integration of the AC'97 audio interface into ASIC and FPGA designs. Fully compliant with the Intel Audio Codec '97 (AC’97) Revision 2.3 specification, this controller facilitates reliable transmission and reception of stereo or multi-channel audio streams using the well-established AC-Link interface. With support for a single codec operating at a standard 48 kHz sample rate, the core is ideal for embedded applications that demand proven audio infrastructure with a compact silicon footprint and efficient data handling.</p>\r\n
\r\n <p>Control interface options include AXI-Lite, APB, and a generic microcontroller interface, while data transport is enabled through either AXI-Stream interfaces or a controller memory-mapped AXI interface driven by an integrated DMA. This enables both simple streaming applications and use cases requiring block transfers from system memory, such as audio playback from large buffers or real-time audio capture.</p>\r\n
\r\n <p>The AC97-CTRL core includes a complete set of power, reset, and synchronization management features. Designers can choose the bit clock source (controller or external codec), configure master clock division, and leverage cold/warm reset sequences with programmable timing. A tri-state management scheme ensures proper multi-device behavior on shared AC-Link signals, and interrupt signals provide real-time feedback for underrun and overrun conditions, reducing CPU load and improving reliability in time-sensitive applications.</p>\r\n
\r\n <p>The AC97-CTRL Controller Core is packaged with everything required for immediate deployment and verification, including lint-clean synthesizable Verilog, testbenches and simulation scripts for 100% coverage, synthesis scripts, Bare-metal driver and example firmware. Its modular architecture and rich configurability make it a strong fit for consumer audio systems, automotive infotainment units, industrial embedded platforms, and any application seeking a mature, standards-based audio interface with minimal integration risk.</p>
"""
"overview_cn " => ""
"partnumber " => "AC97-CTRL "
"priority " => 1
"priority_taxo " => 1
"productTypes " => array:1 [
0 => "sip "
]
"provider.id " => 3
"provider.name " => "CAST "
"provider.object " => "{"id":3,"name":"CAST","providerslug":"cast"} "
"provider.priority " => 751
"provider.slug " => "cast "
"published_as_new_at " => 1751977200
"seofeatures " => """
<ul>\r\n
\t <li>The AC97-CTRL Audio Controller is a configurable IP block designed to simplify the integration of the AC'97 audio interface into ASIC and FPGA designs.</li>\r\n \t <li>Fully compliant with the Intel Audio Codec '97 (AC’97) Revision 2.3 specification, this controller facilitates reliable transmission and reception of stereo or multi-channel audio streams using the well-established AC-Link interface.</li>\r\n \t <li>With support for a single codec operating at a standard 48 kHz sample rate, the core is ideal for embedded applications that demand proven audio infrastructure with a compact silicon footprint and efficient data handling.</li>\r\n </ul>
"""
"seofeatures_cn " => ""
"shortdescription " => "AC'97 Audio Controller "
"shortdescription_cn " => ""
"slug " => "ac97-audio-controller-ip "
"sortable_id " => 23377
"taxo0 " => array:1 [
0 => 1
]
"taxo1 " => array:1 [
0 => 7
]
"taxo2 " => array:1 [
0 => 785
]
"taxo3 " => array:1 [
0 => 787
]
"taxo4 " => []
"taxo5 " => []
"taxo6 " => []
"taxo7 " => []
"taxo8 " => []
"text_high_priority " => "AC97-CTRL AC'97 Audio Controller CAST "
"text_low_priority " => """
The AC97-CTRL Audio Controller is a configurable IP block designed to simplify the integration of AC'97 audio interface into ASIC and FPGA designs. Fully compliant with Intel Codec '97 (AC’97) Revision 2.3 specification this controller facilitates reliable transmission reception stereo or multi-channel streams using well-established AC-Link interface. With support for single codec operating at standard 48 kHz sample rate core ideal embedded applications that demand proven infrastructure compact silicon footprint efficient data handling.\r\n
\r\n Control options include AXI-Lite APB generic microcontroller while transport enabled through either AXI-Stream interfaces memory-mapped AXI driven by an integrated DMA. This enables both simple streaming use cases requiring transfers from system memory such as playback large buffers real-time capture.\r\n
\r\n The includes complete set power reset synchronization management features. Designers can choose bit clock source (controller external codec) configure master division leverage cold/warm sequences programmable timing. A tri-state scheme ensures proper multi-device behavior on shared signals interrupt provide feedback underrun overrun conditions reducing CPU load improving reliability in time-sensitive applications.\r\n
\r\n The Core packaged everything required immediate deployment verification including lint-clean synthesizable Verilog testbenches simulation scripts 100% coverage synthesis Bare-metal driver example firmware. Its modular architecture rich configurability make it strong fit consumer systems automotive infotainment units industrial platforms any application seeking mature standards-based minimal risk. Industry Standard Compliance\r\n
\r\n \r\n \t AC’97 Rev Compliant\r\n \t Full single-codec operation 48kHz rate\r\n \r\n \r\n Flexible Interface Options\r\n
\r\n \r\n \t Control: AXI-Lite interface\r\n \t Data: AXI-stream AXI\r\n \t Hardware TX/RX FIFO depths AXI-stream interface\r\n \t Software internal DMA interface\r\n \r\n \r\n Power Reset Interrupt Management\r\n
\r\n \r\n \t Cold warm sequences\r\n \t Power-down detection recovery\r\n \t Overrun/underrun thresholds\r\n \r\n \r\n Multiple Channel Support\r\n
\r\n \r\n \t Supports up 10 transmit/receive channels\r\n \t Software number channels channel-slot routing\r\n \t Sample depth 20-bit per AC’97 2.3\r\n text_medium_priority " => ""
"updated_at " => 1756480504
]
"highlight " => array:2 [
"text_high_priority " => array:2 [
"matched_tokens " => array:3 [
0 => "AC'97 "
1 => "Audio "
2 => "Controller "
]
"snippet " => "AC97-CTRL <mark>AC'97</mark> <mark>Audio</mark> <mark>Controller</mark> CAST "
]
"text_low_priority " => array:2 [
"matched_tokens " => array:2 [
0 => "Audio "
1 => "Controller "
]
"snippet " => "The AC97-CTRL <mark>Audio</mark> <mark>Controller</mark> is a configurable IP "
]
]
"highlights " => array:2 [
0 => array:3 [
"field " => "text_high_priority "
"matched_tokens " => array:3 [
0 => "AC'97 "
1 => "Audio "
2 => "Controller "
]
"snippet " => "AC97-CTRL <mark>AC'97</mark> <mark>Audio</mark> <mark>Controller</mark> CAST "
]
1 => array:3 [
"field " => "text_low_priority "
"matched_tokens " => array:2 [
0 => "Audio "
1 => "Controller "
]
"snippet " => "The AC97-CTRL <mark>Audio</mark> <mark>Controller</mark> is a configurable IP "
]
]
"text_match " => 1763185779750731778
"text_match_info " => array:7 [
"best_field_score " => "3315704397824 "
"best_field_weight " => 15
"fields_matched " => 2
"num_tokens_dropped " => 0
"score " => "1763185779750731778 "
"tokens_matched " => 3
"typo_prefix_score " => 0
]
]
1 => array:5 [
"document " => array:48 [
"asic.foundry " => []
"asic.foundry_node " => []
"asic.foundry_node_process " => []
"asic.node " => []
"asic.node_foundry " => []
"blockdiagram " => "/upload/catalog/product/blockdiagram/1372/icon_ac97-audio-controller-66bb4a0397aa8.jpg.webp "
"category.id " => array:2 [
0 => 787
1 => 739
]
"category.name " => array:2 [
0 => "AC'97 IP Cores "
1 => "Video Codec IP "
]
"category.slug " => []
"created_at " => 1190029514
"id " => "1372 "
"keyfeatures " => """
<ul>\r\n
\t <li>Fixed 48kHz audio support</li>\r\n \t <li>Hardware variable sample rate support from 8kHz to 48kHz (up to 96kHz with Double Rate Audio enabled)</li>\r\n \t <li>Double Rate Audio support for Left, Right and Center channels</li>\r\n \t <li>16 bit sample size support (18 and 20 bit support planned in future)</li>\r\n \t <li>Mono, stereo or multichannel (1, 2, 4 or 6 channels) audio output support</li>\r\n \t <li>Stereo Input and dedicated Mono microphone Input Channel support (all together 3 input channels)</li>\r\n \t <li>Power management support (individual subsections or full power-down mode)</li>\r\n \t <li>Full access to codec registers (tone, loudness, 3D stereo enhancement, etc.)</li>\r\n </ul>
"""
"keyfeatures_cn " => ""
"keywords " => "AC97, Audio, CODEC, MP3, WMA "
"logo " => "beyond-66bb476f9f435.webp "
"logo2 " => "beyond-66bb476f9f435.webp "
"name " => "asic.node "
"overview " => "<p>The Beyond AC97 Audio Controller IP Core enables audio control for SoC and FPGA. The Beyond AC97 core offloads audio data handling from the processor by using a dedicated DMA engine. The Beyond AC97 Audio Controller supports AC97 revision 2.3 compliant audio CODECs. External interface supports one external AC97 CODEC with 6 output (3 of them can be Double Rate Audio) and 3 input channels. The product is silicon proven in production silicon.</p> "
"overview_cn " => ""
"partnumber " => "AC97 Audio Controller "
"priority " => 1
"priority_taxo " => 1
"productTypes " => array:1 [
0 => "sip "
]
"provider.id " => 117
"provider.name " => "Beyond Semiconductor "
"provider.object " => "{"id":117,"name":"Beyond Semiconductor","providerslug":"beyond-semiconductor"} "
"provider.priority " => 1
"provider.slug " => "beyond-semiconductor "
"published_as_new_at " => 0
"seofeatures " => """
<ul>\r\n
\t <li>Fixed 48kHz audio support</li>\r\n \t <li>Hardware variable sample rate support from 8kHz to 48kHz (up to 96kHz with Double Rate Audio enabled)</li>\r\n \t <li>Double Rate Audio support for Left, Right and Center channels</li>\r\n \t <li>16 bit sample size support (18 and 20 bit support planned in future)</li>\r\n </ul>
"""
"seofeatures_cn " => ""
"shortdescription " => "AC97 Audio Controller "
"shortdescription_cn " => ""
"slug " => "ac97-audio-controller "
"sortable_id " => 1372
"taxo0 " => array:1 [
0 => 1
]
"taxo1 " => array:2 [
0 => 7
1 => 738
]
"taxo2 " => array:2 [
0 => 785
1 => 739
]
"taxo3 " => array:1 [
0 => 787
]
"taxo4 " => []
"taxo5 " => []
"taxo6 " => []
"taxo7 " => []
"taxo8 " => []
"text_high_priority " => "AC97 Audio Controller Beyond Semiconductor "
"text_low_priority " => """
The Beyond AC97 Audio Controller IP Core enables audio control for SoC and FPGA. core offloads data handling from the processor by using a dedicated DMA engine. supports revision 2.3 compliant CODECs. External interface one external CODEC with 6 output (3 of them can be Double Rate Audio) 3 input channels. product is silicon proven in production silicon. \r\n
\t Fixed 48kHz support\r\n \t Hardware variable sample rate support 8kHz to (up 96kHz enabled)\r\n \t Double Left Right Center channels\r\n \t 16 bit size (18 20 planned future)\r\n \t Mono stereo or multichannel (1 2 4 channels) support\r\n \t Stereo Input Mono microphone Channel (all together channels)\r\n \t Power management (individual subsections full power-down mode)\r\n \t Full access codec registers (tone loudness 3D enhancement etc.)\r\n text_medium_priority " => "AC97 Audio CODEC MP3 WMA "
"updated_at " => 1756480570
]
"highlight " => array:2 [
"text_high_priority " => array:2 [
"matched_tokens " => array:3 [
0 => "AC97 "
1 => "Audio "
2 => "Controller "
]
"snippet " => "<mark>AC97</mark> <mark>Audio</mark> <mark>Controller</mark> Beyond Semiconductor "
]
"text_low_priority " => array:2 [
"matched_tokens " => array:4 [
0 => "AC97 "
1 => "Audio "
2 => "Controller "
3 => "audio "
]
"snippet " => "The Beyond <mark>AC97</mark> <mark>Audio</mark> <mark>Controller</mark> IP Core enables <mark>audio</mark> "
]
]
"highlights " => array:2 [
0 => array:3 [
"field " => "text_high_priority "
"matched_tokens " => array:3 [
0 => "AC97 "
1 => "Audio "
2 => "Controller "
]
"snippet " => "<mark>AC97</mark> <mark>Audio</mark> <mark>Controller</mark> Beyond Semiconductor "
]
1 => array:3 [
"field " => "text_low_priority "
"matched_tokens " => array:4 [
0 => "AC97 "
1 => "Audio "
2 => "Controller "
3 => "audio "
]
"snippet " => "The Beyond <mark>AC97</mark> <mark>Audio</mark> <mark>Controller</mark> IP Core enables <mark>audio</mark> "
]
]
"text_match " => 1763185779750731778
"text_match_info " => array:7 [
"best_field_score " => "3315704397824 "
"best_field_weight " => 15
"fields_matched " => 2
"num_tokens_dropped " => 0
"score " => "1763185779750731778 "
"tokens_matched " => 3
"typo_prefix_score " => 0
]
]
2 => array:5 [
"document " => array:48 [
"asic.foundry " => []
"asic.foundry_node " => []
"asic.foundry_node_process " => []
"asic.node " => []
"asic.node_foundry " => []
"blockdiagram " => "/upload/catalog/product/blockdiagram/21280/icon_ac97-controller-iip-67b5d694587b3.png.webp "
"category.id " => array:1 [
0 => 787
]
"category.name " => array:1 [
0 => "AC'97 IP Cores "
]
"category.slug " => []
"created_at " => 1739923200
"id " => "21280 "
"keyfeatures " => """
<ul>\r\n
\t <li>Compliant with AC'97 2.2 specification</li>\r\n \t <li>Supports AC'97 audio codec functionality</li>\r\n \t <li>Supports variable and fixed sample rate support</li>\r\n \t <li>Supports 16, 18 and 20 bit sample size support</li>\r\n \t <li>Supports 6 output channel surround sound</li>\r\n \t <li>Supports stereo input channel</li>\r\n \t <li>Supports mono microphone channel</li>\r\n \t <li>Supports external DMA engine</li>\r\n \t <li>Fully synthesizable</li>\r\n \t <li>Static synchronous design</li>\r\n \t <li>Positive edge clocking and no internal tri-states</li>\r\n \t <li>Scan test ready</li>\r\n \t <li>Simple interface allows easy connection to microprocessor/microcontroller devices</li>\r\n </ul>
"""
"keyfeatures_cn " => ""
"keywords " => ""
"logo " => "smartdv2-66bb477aa35f7.webp "
"logo2 " => "smartdv2-66bb477aa35f7.webp "
"name " => "asic.node "
"overview " => """
<p>AC'97 CONTROLLER interface provides full support for the AC'97 CONTROLLER synchronous serial interface, compatible with AC'97 2.2 specification. Through its AC'97 CONTROLLER compatibility, it provides a simple interface to a wide range of low-cost devices. AC'97 CONTROLLER IIP is proven in FPGA environment. The host interface of the AC'97 CONTROLLER can be simple interface or can be AMBA APB, AMBA AHB, AMBA AXI, VCI, OCP, Avalon, PLB, Tilelink, Wishbone or Custom protocol.</p>\r\n
\r\n <p>AC97 Controller IIP is supported natively in <strong>Verilog and VHDL</strong></p>
"""
"overview_cn " => ""
"partnumber " => "AC97 Controller IIP "
"priority " => 1
"priority_taxo " => 1
"productTypes " => array:1 [
0 => "sip "
]
"provider.id " => 179
"provider.name " => "SmartDV Technologies "
"provider.object " => "{"id":179,"name":"SmartDV Technologies","providerslug":"smartdv-technologies"} "
"provider.priority " => 126
"provider.slug " => "smartdv-technologies "
"published_as_new_at " => 0
"seofeatures " => """
<ul>\r\n
\t <li>Compliant with AC'97 2.2 specification</li>\r\n \t <li>Supports AC'97 audio codec functionality</li>\r\n \t <li>Supports variable and fixed sample rate support</li>\r\n \t <li>Supports 16, 18 and 20 bit sample size support</li>\r\n </ul>
"""
"seofeatures_cn " => ""
"shortdescription " => "AC97 Controller IIP "
"shortdescription_cn " => ""
"slug " => "ac97-controller-iip-ip "
"sortable_id " => 21280
"taxo0 " => array:1 [
0 => 1
]
"taxo1 " => array:1 [
0 => 7
]
"taxo2 " => array:1 [
0 => 785
]
"taxo3 " => array:1 [
0 => 787
]
"taxo4 " => []
"taxo5 " => []
"taxo6 " => []
"taxo7 " => []
"taxo8 " => []
"text_high_priority " => "AC97 Controller IIP SmartDV Technologies "
"text_low_priority " => """
AC'97 CONTROLLER interface provides full support for the synchronous serial compatible with 2.2 specification. Through its compatibility it a simple to wide range of low-cost devices. IIP is proven in FPGA environment. The host can be or AMBA APB AHB AXI VCI OCP Avalon PLB Tilelink Wishbone Custom protocol.\r\n
\r\n AC97 Controller supported natively Verilog and VHDL \r\n
\t Compliant specification\r\n \t Supports audio codec functionality\r\n \t Supports variable fixed sample rate support\r\n \t Supports 16 18 20 bit size 6 output channel surround sound\r\n \t Supports stereo input channel\r\n \t Supports mono microphone external DMA engine\r\n \t Fully synthesizable\r\n \t Static design\r\n \t Positive edge clocking no internal tri-states\r\n \t Scan test ready\r\n \t Simple allows easy connection microprocessor/microcontroller devices\r\n text_medium_priority " => ""
"updated_at " => 1756480554
]
"highlight " => array:2 [
"text_high_priority " => array:2 [
"matched_tokens " => array:2 [
0 => "AC97 "
1 => "Controller "
]
"snippet " => "<mark>AC97</mark> <mark>Controller</mark> IIP SmartDV Technologies "
]
"text_low_priority " => array:2 [
"matched_tokens " => array:3 [
0 => "AC97 "
1 => "Controller "
2 => "audio "
]
"snippet " => """
Tilelink Wishbone Custom protocol.\r\n
\r\n <mark>AC97</mark> <mark>Controller</mark> supported natively Verilog and VHDL \r\n
\t Compliant specification\r\n \t Supports <mark>audio</mark> codec functionality\r\n \t Supports variable ]
]
"highlights " => array:2 [
0 => array:3 [
"field " => "text_low_priority "
"matched_tokens " => array:3 [
0 => "AC97 "
1 => "Controller "
2 => "audio "
]
"snippet " => """
Tilelink Wishbone Custom protocol.\r\n
\r\n <mark>AC97</mark> <mark>Controller</mark> supported natively Verilog and VHDL \r\n
\t Compliant specification\r\n \t Supports <mark>audio</mark> codec functionality\r\n \t Supports variable ]
1 => array:3 [
"field " => "text_high_priority "
"matched_tokens " => array:2 [
0 => "AC97 "
1 => "Controller "
]
"snippet " => "<mark>AC97</mark> <mark>Controller</mark> IIP SmartDV Technologies "
]
]
"text_match " => 1763176949298495490
"text_match_info " => array:7 [
"best_field_score " => "2211897868288 "
"best_field_weight " => 15
"fields_matched " => 2
"num_tokens_dropped " => 0
"score " => "1763176949298495490 "
"tokens_matched " => 3
"typo_prefix_score " => 0
]
]
]
"out_of " => 18250
"page " => 1
"request_params " => array:4 [
"collection_name " => "product_semiiphub "
"first_q " => "AC'97 Audio Controller "
"per_page " => 10
"q " => "AC'97 Audio Controller "
]
"search_cutoff " => false
"search_time_ms " => 6
]
1 => array:8 [
"facet_counts " => array:6 [
0 => array:4 [
"counts " => array:3 [
0 => array:3 [
"count " => 1
"highlighted " => "{"id":3,"name":"CAST","providerslug":"cast"} "
"value " => "{"id":3,"name":"CAST","providerslug":"cast"} "
]
1 => array:3 [
"count " => 1
"highlighted " => "{"id":179,"name":"SmartDV Technologies","providerslug":"smartdv-technologies"} "
"value " => "{"id":179,"name":"SmartDV Technologies","providerslug":"smartdv-technologies"} "
]
2 => array:3 [
"count " => 1
"highlighted " => "{"id":117,"name":"Beyond Semiconductor","providerslug":"beyond-semiconductor"} "
"value " => "{"id":117,"name":"Beyond Semiconductor","providerslug":"beyond-semiconductor"} "
]
]
"field_name " => "provider.object "
"sampled " => false
"stats " => array:1 [
"total_values " => 3
]
]
1 => array:4 [
"counts " => []
"field_name " => "asic.foundry "
"sampled " => false
"stats " => array:1 [
"total_values " => 0
]
]
2 => array:4 [
"counts " => []
"field_name " => "asic.foundry_node "
"sampled " => false
"stats " => array:1 [
"total_values " => 0
]
]
3 => array:4 [
"counts " => []
"field_name " => "asic.node_foundry "
"sampled " => false
"stats " => array:1 [
"total_values " => 0
]
]
4 => array:4 [
"counts " => []
"field_name " => "asic.node "
"sampled " => false
"stats " => array:1 [
"total_values " => 0
]
]
5 => array:4 [
"counts " => array:1 [
0 => array:3 [
"count " => 3
"highlighted " => "sip "
"value " => "sip "
]
]
"field_name " => "productTypes "
"sampled " => false
"stats " => array:1 [
"total_values " => 1
]
]
]
"found " => 3
"hits " => array:3 [
0 => array:5 [
"document " => array:48 [
"asic.foundry " => []
"asic.foundry_node " => []
"asic.foundry_node_process " => []
"asic.node " => []
"asic.node_foundry " => []
"blockdiagram " => "/upload/catalog/product/blockdiagram/23377/icon_ac97-ctrl-block-686d0d925815f.png.webp "
"category.id " => array:1 [
0 => 787
]
"category.name " => array:1 [
0 => "AC'97 IP Cores "
]
"category.slug " => []
"created_at " => 1751977362
"id " => "23377 "
"keyfeatures " => """
<p><strong>Industry Standard Compliance</strong></p>\r\n
\r\n <ul>\r\n
\t <li>AC’97 Rev 2.3 Compliant</li>\r\n \t <li>Full support for single-codec operation at 48kHz sample rate</li>\r\n </ul>\r\n
\r\n <p><strong>Flexible Interface Options</strong></p>\r\n
\r\n <ul>\r\n
\t <li><strong>Control:</strong> AXI-Lite, APB, or generic microcontroller interface</li>\r\n \t <li><strong>Data:</strong> AXI-stream or AXI</li>\r\n \t <li>Hardware configurable TX/RX FIFO depths with AXI-stream data interface</li>\r\n \t <li>Software programmable internal DMA with AXI data interface</li>\r\n </ul>\r\n
\r\n <p><strong>Power, Reset, and Interrupt Management</strong></p>\r\n
\r\n <ul>\r\n
\t <li>Cold and warm reset sequences</li>\r\n \t <li>Power-down detection and recovery</li>\r\n \t <li>Overrun/underrun detection with configurable thresholds</li>\r\n </ul>\r\n
\r\n <p><strong>Multiple Channel Support</strong></p>\r\n
\r\n <ul>\r\n
\t <li>Supports up to 10 transmit/receive audio channels</li>\r\n \t <li>Software configurable number of audio channels and channel-slot routing</li>\r\n \t <li>Sample depth up to 20-bit, per AC’97 Rev 2.3</li>\r\n </ul>
"""
"keyfeatures_cn " => ""
"keywords " => ""
"logo " => "cast-66bb475b9ffc0.webp "
"logo2 " => "cast-66bb475b9ffc0.webp "
"name " => "asic.node "
"overview " => """
<p>The AC97-CTRL Audio Controller is a configurable IP block designed to simplify the integration of the AC'97 audio interface into ASIC and FPGA designs. Fully compliant with the Intel Audio Codec '97 (AC’97) Revision 2.3 specification, this controller facilitates reliable transmission and reception of stereo or multi-channel audio streams using the well-established AC-Link interface. With support for a single codec operating at a standard 48 kHz sample rate, the core is ideal for embedded applications that demand proven audio infrastructure with a compact silicon footprint and efficient data handling.</p>\r\n
\r\n <p>Control interface options include AXI-Lite, APB, and a generic microcontroller interface, while data transport is enabled through either AXI-Stream interfaces or a controller memory-mapped AXI interface driven by an integrated DMA. This enables both simple streaming applications and use cases requiring block transfers from system memory, such as audio playback from large buffers or real-time audio capture.</p>\r\n
\r\n <p>The AC97-CTRL core includes a complete set of power, reset, and synchronization management features. Designers can choose the bit clock source (controller or external codec), configure master clock division, and leverage cold/warm reset sequences with programmable timing. A tri-state management scheme ensures proper multi-device behavior on shared AC-Link signals, and interrupt signals provide real-time feedback for underrun and overrun conditions, reducing CPU load and improving reliability in time-sensitive applications.</p>\r\n
\r\n <p>The AC97-CTRL Controller Core is packaged with everything required for immediate deployment and verification, including lint-clean synthesizable Verilog, testbenches and simulation scripts for 100% coverage, synthesis scripts, Bare-metal driver and example firmware. Its modular architecture and rich configurability make it a strong fit for consumer audio systems, automotive infotainment units, industrial embedded platforms, and any application seeking a mature, standards-based audio interface with minimal integration risk.</p>
"""
"overview_cn " => ""
"partnumber " => "AC97-CTRL "
"priority " => 1
"priority_taxo " => 1
"productTypes " => array:1 [
0 => "sip "
]
"provider.id " => 3
"provider.name " => "CAST "
"provider.object " => "{"id":3,"name":"CAST","providerslug":"cast"} "
"provider.priority " => 751
"provider.slug " => "cast "
"published_as_new_at " => 1751977200
"seofeatures " => """
<ul>\r\n
\t <li>The AC97-CTRL Audio Controller is a configurable IP block designed to simplify the integration of the AC'97 audio interface into ASIC and FPGA designs.</li>\r\n \t <li>Fully compliant with the Intel Audio Codec '97 (AC’97) Revision 2.3 specification, this controller facilitates reliable transmission and reception of stereo or multi-channel audio streams using the well-established AC-Link interface.</li>\r\n \t <li>With support for a single codec operating at a standard 48 kHz sample rate, the core is ideal for embedded applications that demand proven audio infrastructure with a compact silicon footprint and efficient data handling.</li>\r\n </ul>
"""
"seofeatures_cn " => ""
"shortdescription " => "AC'97 Audio Controller "
"shortdescription_cn " => ""
"slug " => "ac97-audio-controller-ip "
"sortable_id " => 23377
"taxo0 " => array:1 [
0 => 1
]
"taxo1 " => array:1 [
0 => 7
]
"taxo2 " => array:1 [
0 => 785
]
"taxo3 " => array:1 [
0 => 787
]
"taxo4 " => []
"taxo5 " => []
"taxo6 " => []
"taxo7 " => []
"taxo8 " => []
"text_high_priority " => "AC97-CTRL AC'97 Audio Controller CAST "
"text_low_priority " => """
The AC97-CTRL Audio Controller is a configurable IP block designed to simplify the integration of AC'97 audio interface into ASIC and FPGA designs. Fully compliant with Intel Codec '97 (AC’97) Revision 2.3 specification this controller facilitates reliable transmission reception stereo or multi-channel streams using well-established AC-Link interface. With support for single codec operating at standard 48 kHz sample rate core ideal embedded applications that demand proven infrastructure compact silicon footprint efficient data handling.\r\n
\r\n Control options include AXI-Lite APB generic microcontroller while transport enabled through either AXI-Stream interfaces memory-mapped AXI driven by an integrated DMA. This enables both simple streaming use cases requiring transfers from system memory such as playback large buffers real-time capture.\r\n
\r\n The includes complete set power reset synchronization management features. Designers can choose bit clock source (controller external codec) configure master division leverage cold/warm sequences programmable timing. A tri-state scheme ensures proper multi-device behavior on shared signals interrupt provide feedback underrun overrun conditions reducing CPU load improving reliability in time-sensitive applications.\r\n
\r\n The Core packaged everything required immediate deployment verification including lint-clean synthesizable Verilog testbenches simulation scripts 100% coverage synthesis Bare-metal driver example firmware. Its modular architecture rich configurability make it strong fit consumer systems automotive infotainment units industrial platforms any application seeking mature standards-based minimal risk. Industry Standard Compliance\r\n
\r\n \r\n \t AC’97 Rev Compliant\r\n \t Full single-codec operation 48kHz rate\r\n \r\n \r\n Flexible Interface Options\r\n
\r\n \r\n \t Control: AXI-Lite interface\r\n \t Data: AXI-stream AXI\r\n \t Hardware TX/RX FIFO depths AXI-stream interface\r\n \t Software internal DMA interface\r\n \r\n \r\n Power Reset Interrupt Management\r\n
\r\n \r\n \t Cold warm sequences\r\n \t Power-down detection recovery\r\n \t Overrun/underrun thresholds\r\n \r\n \r\n Multiple Channel Support\r\n
\r\n \r\n \t Supports up 10 transmit/receive channels\r\n \t Software number channels channel-slot routing\r\n \t Sample depth 20-bit per AC’97 2.3\r\n text_medium_priority " => ""
"updated_at " => 1756480504
]
"highlight " => array:2 [
"text_high_priority " => array:2 [
"matched_tokens " => array:3 [
0 => "AC'97 "
1 => "Audio "
2 => "Controller "
]
"snippet " => "AC97-CTRL <mark>AC'97</mark> <mark>Audio</mark> <mark>Controller</mark> CAST "
]
"text_low_priority " => array:2 [
"matched_tokens " => array:2 [
0 => "Audio "
1 => "Controller "
]
"snippet " => "The AC97-CTRL <mark>Audio</mark> <mark>Controller</mark> is a configurable IP "
]
]
"highlights " => array:2 [
0 => array:3 [
"field " => "text_high_priority "
"matched_tokens " => array:3 [
0 => "AC'97 "
1 => "Audio "
2 => "Controller "
]
"snippet " => "AC97-CTRL <mark>AC'97</mark> <mark>Audio</mark> <mark>Controller</mark> CAST "
]
1 => array:3 [
"field " => "text_low_priority "
"matched_tokens " => array:2 [
0 => "Audio "
1 => "Controller "
]
"snippet " => "The AC97-CTRL <mark>Audio</mark> <mark>Controller</mark> is a configurable IP "
]
]
"text_match " => 1763185779750731778
"text_match_info " => array:7 [
"best_field_score " => "3315704397824 "
"best_field_weight " => 15
"fields_matched " => 2
"num_tokens_dropped " => 0
"score " => "1763185779750731778 "
"tokens_matched " => 3
"typo_prefix_score " => 0
]
]
1 => array:5 [
"document " => array:48 [
"asic.foundry " => []
"asic.foundry_node " => []
"asic.foundry_node_process " => []
"asic.node " => []
"asic.node_foundry " => []
"blockdiagram " => "/upload/catalog/product/blockdiagram/1372/icon_ac97-audio-controller-66bb4a0397aa8.jpg.webp "
"category.id " => array:2 [
0 => 787
1 => 739
]
"category.name " => array:2 [
0 => "AC'97 IP Cores "
1 => "Video Codec IP "
]
"category.slug " => []
"created_at " => 1190029514
"id " => "1372 "
"keyfeatures " => """
<ul>\r\n
\t <li>Fixed 48kHz audio support</li>\r\n \t <li>Hardware variable sample rate support from 8kHz to 48kHz (up to 96kHz with Double Rate Audio enabled)</li>\r\n \t <li>Double Rate Audio support for Left, Right and Center channels</li>\r\n \t <li>16 bit sample size support (18 and 20 bit support planned in future)</li>\r\n \t <li>Mono, stereo or multichannel (1, 2, 4 or 6 channels) audio output support</li>\r\n \t <li>Stereo Input and dedicated Mono microphone Input Channel support (all together 3 input channels)</li>\r\n \t <li>Power management support (individual subsections or full power-down mode)</li>\r\n \t <li>Full access to codec registers (tone, loudness, 3D stereo enhancement, etc.)</li>\r\n </ul>
"""
"keyfeatures_cn " => ""
"keywords " => "AC97, Audio, CODEC, MP3, WMA "
"logo " => "beyond-66bb476f9f435.webp "
"logo2 " => "beyond-66bb476f9f435.webp "
"name " => "asic.node "
"overview " => "<p>The Beyond AC97 Audio Controller IP Core enables audio control for SoC and FPGA. The Beyond AC97 core offloads audio data handling from the processor by using a dedicated DMA engine. The Beyond AC97 Audio Controller supports AC97 revision 2.3 compliant audio CODECs. External interface supports one external AC97 CODEC with 6 output (3 of them can be Double Rate Audio) and 3 input channels. The product is silicon proven in production silicon.</p> "
"overview_cn " => ""
"partnumber " => "AC97 Audio Controller "
"priority " => 1
"priority_taxo " => 1
"productTypes " => array:1 [
0 => "sip "
]
"provider.id " => 117
"provider.name " => "Beyond Semiconductor "
"provider.object " => "{"id":117,"name":"Beyond Semiconductor","providerslug":"beyond-semiconductor"} "
"provider.priority " => 1
"provider.slug " => "beyond-semiconductor "
"published_as_new_at " => 0
"seofeatures " => """
<ul>\r\n
\t <li>Fixed 48kHz audio support</li>\r\n \t <li>Hardware variable sample rate support from 8kHz to 48kHz (up to 96kHz with Double Rate Audio enabled)</li>\r\n \t <li>Double Rate Audio support for Left, Right and Center channels</li>\r\n \t <li>16 bit sample size support (18 and 20 bit support planned in future)</li>\r\n </ul>
"""
"seofeatures_cn " => ""
"shortdescription " => "AC97 Audio Controller "
"shortdescription_cn " => ""
"slug " => "ac97-audio-controller "
"sortable_id " => 1372
"taxo0 " => array:1 [
0 => 1
]
"taxo1 " => array:2 [
0 => 7
1 => 738
]
"taxo2 " => array:2 [
0 => 785
1 => 739
]
"taxo3 " => array:1 [
0 => 787
]
"taxo4 " => []
"taxo5 " => []
"taxo6 " => []
"taxo7 " => []
"taxo8 " => []
"text_high_priority " => "AC97 Audio Controller Beyond Semiconductor "
"text_low_priority " => """
The Beyond AC97 Audio Controller IP Core enables audio control for SoC and FPGA. core offloads data handling from the processor by using a dedicated DMA engine. supports revision 2.3 compliant CODECs. External interface one external CODEC with 6 output (3 of them can be Double Rate Audio) 3 input channels. product is silicon proven in production silicon. \r\n
\t Fixed 48kHz support\r\n \t Hardware variable sample rate support 8kHz to (up 96kHz enabled)\r\n \t Double Left Right Center channels\r\n \t 16 bit size (18 20 planned future)\r\n \t Mono stereo or multichannel (1 2 4 channels) support\r\n \t Stereo Input Mono microphone Channel (all together channels)\r\n \t Power management (individual subsections full power-down mode)\r\n \t Full access codec registers (tone loudness 3D enhancement etc.)\r\n text_medium_priority " => "AC97 Audio CODEC MP3 WMA "
"updated_at " => 1756480570
]
"highlight " => array:2 [
"text_high_priority " => array:2 [
"matched_tokens " => array:3 [
0 => "AC97 "
1 => "Audio "
2 => "Controller "
]
"snippet " => "<mark>AC97</mark> <mark>Audio</mark> <mark>Controller</mark> Beyond Semiconductor "
]
"text_low_priority " => array:2 [
"matched_tokens " => array:4 [
0 => "AC97 "
1 => "Audio "
2 => "Controller "
3 => "audio "
]
"snippet " => "The Beyond <mark>AC97</mark> <mark>Audio</mark> <mark>Controller</mark> IP Core enables <mark>audio</mark> "
]
]
"highlights " => array:2 [
0 => array:3 [
"field " => "text_high_priority "
"matched_tokens " => array:3 [
0 => "AC97 "
1 => "Audio "
2 => "Controller "
]
"snippet " => "<mark>AC97</mark> <mark>Audio</mark> <mark>Controller</mark> Beyond Semiconductor "
]
1 => array:3 [
"field " => "text_low_priority "
"matched_tokens " => array:4 [
0 => "AC97 "
1 => "Audio "
2 => "Controller "
3 => "audio "
]
"snippet " => "The Beyond <mark>AC97</mark> <mark>Audio</mark> <mark>Controller</mark> IP Core enables <mark>audio</mark> "
]
]
"text_match " => 1763185779750731778
"text_match_info " => array:7 [
"best_field_score " => "3315704397824 "
"best_field_weight " => 15
"fields_matched " => 2
"num_tokens_dropped " => 0
"score " => "1763185779750731778 "
"tokens_matched " => 3
"typo_prefix_score " => 0
]
]
2 => array:5 [
"document " => array:48 [
"asic.foundry " => []
"asic.foundry_node " => []
"asic.foundry_node_process " => []
"asic.node " => []
"asic.node_foundry " => []
"blockdiagram " => "/upload/catalog/product/blockdiagram/21280/icon_ac97-controller-iip-67b5d694587b3.png.webp "
"category.id " => array:1 [
0 => 787
]
"category.name " => array:1 [
0 => "AC'97 IP Cores "
]
"category.slug " => []
"created_at " => 1739923200
"id " => "21280 "
"keyfeatures " => """
<ul>\r\n
\t <li>Compliant with AC'97 2.2 specification</li>\r\n \t <li>Supports AC'97 audio codec functionality</li>\r\n \t <li>Supports variable and fixed sample rate support</li>\r\n \t <li>Supports 16, 18 and 20 bit sample size support</li>\r\n \t <li>Supports 6 output channel surround sound</li>\r\n \t <li>Supports stereo input channel</li>\r\n \t <li>Supports mono microphone channel</li>\r\n \t <li>Supports external DMA engine</li>\r\n \t <li>Fully synthesizable</li>\r\n \t <li>Static synchronous design</li>\r\n \t <li>Positive edge clocking and no internal tri-states</li>\r\n \t <li>Scan test ready</li>\r\n \t <li>Simple interface allows easy connection to microprocessor/microcontroller devices</li>\r\n </ul>
"""
"keyfeatures_cn " => ""
"keywords " => ""
"logo " => "smartdv2-66bb477aa35f7.webp "
"logo2 " => "smartdv2-66bb477aa35f7.webp "
"name " => "asic.node "
"overview " => """
<p>AC'97 CONTROLLER interface provides full support for the AC'97 CONTROLLER synchronous serial interface, compatible with AC'97 2.2 specification. Through its AC'97 CONTROLLER compatibility, it provides a simple interface to a wide range of low-cost devices. AC'97 CONTROLLER IIP is proven in FPGA environment. The host interface of the AC'97 CONTROLLER can be simple interface or can be AMBA APB, AMBA AHB, AMBA AXI, VCI, OCP, Avalon, PLB, Tilelink, Wishbone or Custom protocol.</p>\r\n
\r\n <p>AC97 Controller IIP is supported natively in <strong>Verilog and VHDL</strong></p>
"""
"overview_cn " => ""
"partnumber " => "AC97 Controller IIP "
"priority " => 1
"priority_taxo " => 1
"productTypes " => array:1 [
0 => "sip "
]
"provider.id " => 179
"provider.name " => "SmartDV Technologies "
"provider.object " => "{"id":179,"name":"SmartDV Technologies","providerslug":"smartdv-technologies"} "
"provider.priority " => 126
"provider.slug " => "smartdv-technologies "
"published_as_new_at " => 0
"seofeatures " => """
<ul>\r\n
\t <li>Compliant with AC'97 2.2 specification</li>\r\n \t <li>Supports AC'97 audio codec functionality</li>\r\n \t <li>Supports variable and fixed sample rate support</li>\r\n \t <li>Supports 16, 18 and 20 bit sample size support</li>\r\n </ul>
"""
"seofeatures_cn " => ""
"shortdescription " => "AC97 Controller IIP "
"shortdescription_cn " => ""
"slug " => "ac97-controller-iip-ip "
"sortable_id " => 21280
"taxo0 " => array:1 [
0 => 1
]
"taxo1 " => array:1 [
0 => 7
]
"taxo2 " => array:1 [
0 => 785
]
"taxo3 " => array:1 [
0 => 787
]
"taxo4 " => []
"taxo5 " => []
"taxo6 " => []
"taxo7 " => []
"taxo8 " => []
"text_high_priority " => "AC97 Controller IIP SmartDV Technologies "
"text_low_priority " => """
AC'97 CONTROLLER interface provides full support for the synchronous serial compatible with 2.2 specification. Through its compatibility it a simple to wide range of low-cost devices. IIP is proven in FPGA environment. The host can be or AMBA APB AHB AXI VCI OCP Avalon PLB Tilelink Wishbone Custom protocol.\r\n
\r\n AC97 Controller supported natively Verilog and VHDL \r\n
\t Compliant specification\r\n \t Supports audio codec functionality\r\n \t Supports variable fixed sample rate support\r\n \t Supports 16 18 20 bit size 6 output channel surround sound\r\n \t Supports stereo input channel\r\n \t Supports mono microphone external DMA engine\r\n \t Fully synthesizable\r\n \t Static design\r\n \t Positive edge clocking no internal tri-states\r\n \t Scan test ready\r\n \t Simple allows easy connection microprocessor/microcontroller devices\r\n text_medium_priority " => ""
"updated_at " => 1756480554
]
"highlight " => array:2 [
"text_high_priority " => array:2 [
"matched_tokens " => array:2 [
0 => "AC97 "
1 => "Controller "
]
"snippet " => "<mark>AC97</mark> <mark>Controller</mark> IIP SmartDV Technologies "
]
"text_low_priority " => array:2 [
"matched_tokens " => array:3 [
0 => "AC97 "
1 => "Controller "
2 => "audio "
]
"snippet " => """
Tilelink Wishbone Custom protocol.\r\n
\r\n <mark>AC97</mark> <mark>Controller</mark> supported natively Verilog and VHDL \r\n
\t Compliant specification\r\n \t Supports <mark>audio</mark> codec functionality\r\n \t Supports variable ]
]
"highlights " => array:2 [
0 => array:3 [
"field " => "text_low_priority "
"matched_tokens " => array:3 [
0 => "AC97 "
1 => "Controller "
2 => "audio "
]
"snippet " => """
Tilelink Wishbone Custom protocol.\r\n
\r\n <mark>AC97</mark> <mark>Controller</mark> supported natively Verilog and VHDL \r\n
\t Compliant specification\r\n \t Supports <mark>audio</mark> codec functionality\r\n \t Supports variable ]
1 => array:3 [
"field " => "text_high_priority "
"matched_tokens " => array:2 [
0 => "AC97 "
1 => "Controller "
]
"snippet " => "<mark>AC97</mark> <mark>Controller</mark> IIP SmartDV Technologies "
]
]
"text_match " => 1763176949298495490
"text_match_info " => array:7 [
"best_field_score " => "2211897868288 "
"best_field_weight " => 15
"fields_matched " => 2
"num_tokens_dropped " => 0
"score " => "1763176949298495490 "
"tokens_matched " => 3
"typo_prefix_score " => 0
]
]
]
"out_of " => 18250
"page " => 1
"request_params " => array:4 [
"collection_name " => "product_semiiphub "
"first_q " => "AC'97 Audio Controller "
"per_page " => 10
"q " => "AC'97 Audio Controller "
]
"search_cutoff " => false
"search_time_ms " => 7
]
2 => array:8 [
"facet_counts " => array:6 [
0 => array:4 [
"counts " => array:3 [
0 => array:3 [
"count " => 1
"highlighted " => "{"id":3,"name":"CAST","providerslug":"cast"} "
"value " => "{"id":3,"name":"CAST","providerslug":"cast"} "
]
1 => array:3 [
"count " => 1
"highlighted " => "{"id":179,"name":"SmartDV Technologies","providerslug":"smartdv-technologies"} "
"value " => "{"id":179,"name":"SmartDV Technologies","providerslug":"smartdv-technologies"} "
]
2 => array:3 [
"count " => 1
"highlighted " => "{"id":117,"name":"Beyond Semiconductor","providerslug":"beyond-semiconductor"} "
"value " => "{"id":117,"name":"Beyond Semiconductor","providerslug":"beyond-semiconductor"} "
]
]
"field_name " => "provider.object "
"sampled " => false
"stats " => array:1 [
"total_values " => 3
]
]
1 => array:4 [
"counts " => []
"field_name " => "asic.foundry "
"sampled " => false
"stats " => array:1 [
"total_values " => 0
]
]
2 => array:4 [
"counts " => []
"field_name " => "asic.foundry_node "
"sampled " => false
"stats " => array:1 [
"total_values " => 0
]
]
3 => array:4 [
"counts " => []
"field_name " => "asic.node_foundry "
"sampled " => false
"stats " => array:1 [
"total_values " => 0
]
]
4 => array:4 [
"counts " => []
"field_name " => "asic.node "
"sampled " => false
"stats " => array:1 [
"total_values " => 0
]
]
5 => array:4 [
"counts " => array:1 [
0 => array:3 [
"count " => 3
"highlighted " => "sip "
"value " => "sip "
]
]
"field_name " => "productTypes "
"sampled " => false
"stats " => array:1 [
"total_values " => 1
]
]
]
"found " => 3
"hits " => array:3 [
0 => array:5 [
"document " => array:48 [
"asic.foundry " => []
"asic.foundry_node " => []
"asic.foundry_node_process " => []
"asic.node " => []
"asic.node_foundry " => []
"blockdiagram " => "/upload/catalog/product/blockdiagram/23377/icon_ac97-ctrl-block-686d0d925815f.png.webp "
"category.id " => array:1 [
0 => 787
]
"category.name " => array:1 [
0 => "AC'97 IP Cores "
]
"category.slug " => []
"created_at " => 1751977362
"id " => "23377 "
"keyfeatures " => """
<p><strong>Industry Standard Compliance</strong></p>\r\n
\r\n <ul>\r\n
\t <li>AC’97 Rev 2.3 Compliant</li>\r\n \t <li>Full support for single-codec operation at 48kHz sample rate</li>\r\n </ul>\r\n
\r\n <p><strong>Flexible Interface Options</strong></p>\r\n
\r\n <ul>\r\n
\t <li><strong>Control:</strong> AXI-Lite, APB, or generic microcontroller interface</li>\r\n \t <li><strong>Data:</strong> AXI-stream or AXI</li>\r\n \t <li>Hardware configurable TX/RX FIFO depths with AXI-stream data interface</li>\r\n \t <li>Software programmable internal DMA with AXI data interface</li>\r\n </ul>\r\n
\r\n <p><strong>Power, Reset, and Interrupt Management</strong></p>\r\n
\r\n <ul>\r\n
\t <li>Cold and warm reset sequences</li>\r\n \t <li>Power-down detection and recovery</li>\r\n \t <li>Overrun/underrun detection with configurable thresholds</li>\r\n </ul>\r\n
\r\n <p><strong>Multiple Channel Support</strong></p>\r\n
\r\n <ul>\r\n
\t <li>Supports up to 10 transmit/receive audio channels</li>\r\n \t <li>Software configurable number of audio channels and channel-slot routing</li>\r\n \t <li>Sample depth up to 20-bit, per AC’97 Rev 2.3</li>\r\n </ul>
"""
"keyfeatures_cn " => ""
"keywords " => ""
"logo " => "cast-66bb475b9ffc0.webp "
"logo2 " => "cast-66bb475b9ffc0.webp "
"name " => "asic.node "
"overview " => """
<p>The AC97-CTRL Audio Controller is a configurable IP block designed to simplify the integration of the AC'97 audio interface into ASIC and FPGA designs. Fully compliant with the Intel Audio Codec '97 (AC’97) Revision 2.3 specification, this controller facilitates reliable transmission and reception of stereo or multi-channel audio streams using the well-established AC-Link interface. With support for a single codec operating at a standard 48 kHz sample rate, the core is ideal for embedded applications that demand proven audio infrastructure with a compact silicon footprint and efficient data handling.</p>\r\n
\r\n <p>Control interface options include AXI-Lite, APB, and a generic microcontroller interface, while data transport is enabled through either AXI-Stream interfaces or a controller memory-mapped AXI interface driven by an integrated DMA. This enables both simple streaming applications and use cases requiring block transfers from system memory, such as audio playback from large buffers or real-time audio capture.</p>\r\n
\r\n <p>The AC97-CTRL core includes a complete set of power, reset, and synchronization management features. Designers can choose the bit clock source (controller or external codec), configure master clock division, and leverage cold/warm reset sequences with programmable timing. A tri-state management scheme ensures proper multi-device behavior on shared AC-Link signals, and interrupt signals provide real-time feedback for underrun and overrun conditions, reducing CPU load and improving reliability in time-sensitive applications.</p>\r\n
\r\n <p>The AC97-CTRL Controller Core is packaged with everything required for immediate deployment and verification, including lint-clean synthesizable Verilog, testbenches and simulation scripts for 100% coverage, synthesis scripts, Bare-metal driver and example firmware. Its modular architecture and rich configurability make it a strong fit for consumer audio systems, automotive infotainment units, industrial embedded platforms, and any application seeking a mature, standards-based audio interface with minimal integration risk.</p>
"""
"overview_cn " => ""
"partnumber " => "AC97-CTRL "
"priority " => 1
"priority_taxo " => 1
"productTypes " => array:1 [
0 => "sip "
]
"provider.id " => 3
"provider.name " => "CAST "
"provider.object " => "{"id":3,"name":"CAST","providerslug":"cast"} "
"provider.priority " => 751
"provider.slug " => "cast "
"published_as_new_at " => 1751977200
"seofeatures " => """
<ul>\r\n
\t <li>The AC97-CTRL Audio Controller is a configurable IP block designed to simplify the integration of the AC'97 audio interface into ASIC and FPGA designs.</li>\r\n \t <li>Fully compliant with the Intel Audio Codec '97 (AC’97) Revision 2.3 specification, this controller facilitates reliable transmission and reception of stereo or multi-channel audio streams using the well-established AC-Link interface.</li>\r\n \t <li>With support for a single codec operating at a standard 48 kHz sample rate, the core is ideal for embedded applications that demand proven audio infrastructure with a compact silicon footprint and efficient data handling.</li>\r\n </ul>
"""
"seofeatures_cn " => ""
"shortdescription " => "AC'97 Audio Controller "
"shortdescription_cn " => ""
"slug " => "ac97-audio-controller-ip "
"sortable_id " => 23377
"taxo0 " => array:1 [
0 => 1
]
"taxo1 " => array:1 [
0 => 7
]
"taxo2 " => array:1 [
0 => 785
]
"taxo3 " => array:1 [
0 => 787
]
"taxo4 " => []
"taxo5 " => []
"taxo6 " => []
"taxo7 " => []
"taxo8 " => []
"text_high_priority " => "AC97-CTRL AC'97 Audio Controller CAST "
"text_low_priority " => """
The AC97-CTRL Audio Controller is a configurable IP block designed to simplify the integration of AC'97 audio interface into ASIC and FPGA designs. Fully compliant with Intel Codec '97 (AC’97) Revision 2.3 specification this controller facilitates reliable transmission reception stereo or multi-channel streams using well-established AC-Link interface. With support for single codec operating at standard 48 kHz sample rate core ideal embedded applications that demand proven infrastructure compact silicon footprint efficient data handling.\r\n
\r\n Control options include AXI-Lite APB generic microcontroller while transport enabled through either AXI-Stream interfaces memory-mapped AXI driven by an integrated DMA. This enables both simple streaming use cases requiring transfers from system memory such as playback large buffers real-time capture.\r\n
\r\n The includes complete set power reset synchronization management features. Designers can choose bit clock source (controller external codec) configure master division leverage cold/warm sequences programmable timing. A tri-state scheme ensures proper multi-device behavior on shared signals interrupt provide feedback underrun overrun conditions reducing CPU load improving reliability in time-sensitive applications.\r\n
\r\n The Core packaged everything required immediate deployment verification including lint-clean synthesizable Verilog testbenches simulation scripts 100% coverage synthesis Bare-metal driver example firmware. Its modular architecture rich configurability make it strong fit consumer systems automotive infotainment units industrial platforms any application seeking mature standards-based minimal risk. Industry Standard Compliance\r\n
\r\n \r\n \t AC’97 Rev Compliant\r\n \t Full single-codec operation 48kHz rate\r\n \r\n \r\n Flexible Interface Options\r\n
\r\n \r\n \t Control: AXI-Lite interface\r\n \t Data: AXI-stream AXI\r\n \t Hardware TX/RX FIFO depths AXI-stream interface\r\n \t Software internal DMA interface\r\n \r\n \r\n Power Reset Interrupt Management\r\n
\r\n \r\n \t Cold warm sequences\r\n \t Power-down detection recovery\r\n \t Overrun/underrun thresholds\r\n \r\n \r\n Multiple Channel Support\r\n
\r\n \r\n \t Supports up 10 transmit/receive channels\r\n \t Software number channels channel-slot routing\r\n \t Sample depth 20-bit per AC’97 2.3\r\n text_medium_priority " => ""
"updated_at " => 1756480504
]
"highlight " => array:2 [
"text_high_priority " => array:2 [
"matched_tokens " => array:3 [
0 => "AC'97 "
1 => "Audio "
2 => "Controller "
]
"snippet " => "AC97-CTRL <mark>AC'97</mark> <mark>Audio</mark> <mark>Controller</mark> CAST "
]
"text_low_priority " => array:2 [
"matched_tokens " => array:2 [
0 => "Audio "
1 => "Controller "
]
"snippet " => "The AC97-CTRL <mark>Audio</mark> <mark>Controller</mark> is a configurable IP "
]
]
"highlights " => array:2 [
0 => array:3 [
"field " => "text_high_priority "
"matched_tokens " => array:3 [
0 => "AC'97 "
1 => "Audio "
2 => "Controller "
]
"snippet " => "AC97-CTRL <mark>AC'97</mark> <mark>Audio</mark> <mark>Controller</mark> CAST "
]
1 => array:3 [
"field " => "text_low_priority "
"matched_tokens " => array:2 [
0 => "Audio "
1 => "Controller "
]
"snippet " => "The AC97-CTRL <mark>Audio</mark> <mark>Controller</mark> is a configurable IP "
]
]
"text_match " => 1763185779750731778
"text_match_info " => array:7 [
"best_field_score " => "3315704397824 "
"best_field_weight " => 15
"fields_matched " => 2
"num_tokens_dropped " => 0
"score " => "1763185779750731778 "
"tokens_matched " => 3
"typo_prefix_score " => 0
]
]
1 => array:5 [
"document " => array:48 [
"asic.foundry " => []
"asic.foundry_node " => []
"asic.foundry_node_process " => []
"asic.node " => []
"asic.node_foundry " => []
"blockdiagram " => "/upload/catalog/product/blockdiagram/1372/icon_ac97-audio-controller-66bb4a0397aa8.jpg.webp "
"category.id " => array:2 [
0 => 787
1 => 739
]
"category.name " => array:2 [
0 => "AC'97 IP Cores "
1 => "Video Codec IP "
]
"category.slug " => []
"created_at " => 1190029514
"id " => "1372 "
"keyfeatures " => """
<ul>\r\n
\t <li>Fixed 48kHz audio support</li>\r\n \t <li>Hardware variable sample rate support from 8kHz to 48kHz (up to 96kHz with Double Rate Audio enabled)</li>\r\n \t <li>Double Rate Audio support for Left, Right and Center channels</li>\r\n \t <li>16 bit sample size support (18 and 20 bit support planned in future)</li>\r\n \t <li>Mono, stereo or multichannel (1, 2, 4 or 6 channels) audio output support</li>\r\n \t <li>Stereo Input and dedicated Mono microphone Input Channel support (all together 3 input channels)</li>\r\n \t <li>Power management support (individual subsections or full power-down mode)</li>\r\n \t <li>Full access to codec registers (tone, loudness, 3D stereo enhancement, etc.)</li>\r\n </ul>
"""
"keyfeatures_cn " => ""
"keywords " => "AC97, Audio, CODEC, MP3, WMA "
"logo " => "beyond-66bb476f9f435.webp "
"logo2 " => "beyond-66bb476f9f435.webp "
"name " => "asic.node "
"overview " => "<p>The Beyond AC97 Audio Controller IP Core enables audio control for SoC and FPGA. The Beyond AC97 core offloads audio data handling from the processor by using a dedicated DMA engine. The Beyond AC97 Audio Controller supports AC97 revision 2.3 compliant audio CODECs. External interface supports one external AC97 CODEC with 6 output (3 of them can be Double Rate Audio) and 3 input channels. The product is silicon proven in production silicon.</p> "
"overview_cn " => ""
"partnumber " => "AC97 Audio Controller "
"priority " => 1
"priority_taxo " => 1
"productTypes " => array:1 [
0 => "sip "
]
"provider.id " => 117
"provider.name " => "Beyond Semiconductor "
"provider.object " => "{"id":117,"name":"Beyond Semiconductor","providerslug":"beyond-semiconductor"} "
"provider.priority " => 1
"provider.slug " => "beyond-semiconductor "
"published_as_new_at " => 0
"seofeatures " => """
<ul>\r\n
\t <li>Fixed 48kHz audio support</li>\r\n \t <li>Hardware variable sample rate support from 8kHz to 48kHz (up to 96kHz with Double Rate Audio enabled)</li>\r\n \t <li>Double Rate Audio support for Left, Right and Center channels</li>\r\n \t <li>16 bit sample size support (18 and 20 bit support planned in future)</li>\r\n </ul>
"""
"seofeatures_cn " => ""
"shortdescription " => "AC97 Audio Controller "
"shortdescription_cn " => ""
"slug " => "ac97-audio-controller "
"sortable_id " => 1372
"taxo0 " => array:1 [
0 => 1
]
"taxo1 " => array:2 [
0 => 7
1 => 738
]
"taxo2 " => array:2 [
0 => 785
1 => 739
]
"taxo3 " => array:1 [
0 => 787
]
"taxo4 " => []
"taxo5 " => []
"taxo6 " => []
"taxo7 " => []
"taxo8 " => []
"text_high_priority " => "AC97 Audio Controller Beyond Semiconductor "
"text_low_priority " => """
The Beyond AC97 Audio Controller IP Core enables audio control for SoC and FPGA. core offloads data handling from the processor by using a dedicated DMA engine. supports revision 2.3 compliant CODECs. External interface one external CODEC with 6 output (3 of them can be Double Rate Audio) 3 input channels. product is silicon proven in production silicon. \r\n
\t Fixed 48kHz support\r\n \t Hardware variable sample rate support 8kHz to (up 96kHz enabled)\r\n \t Double Left Right Center channels\r\n \t 16 bit size (18 20 planned future)\r\n \t Mono stereo or multichannel (1 2 4 channels) support\r\n \t Stereo Input Mono microphone Channel (all together channels)\r\n \t Power management (individual subsections full power-down mode)\r\n \t Full access codec registers (tone loudness 3D enhancement etc.)\r\n text_medium_priority " => "AC97 Audio CODEC MP3 WMA "
"updated_at " => 1756480570
]
"highlight " => array:2 [
"text_high_priority " => array:2 [
"matched_tokens " => array:3 [
0 => "AC97 "
1 => "Audio "
2 => "Controller "
]
"snippet " => "<mark>AC97</mark> <mark>Audio</mark> <mark>Controller</mark> Beyond Semiconductor "
]
"text_low_priority " => array:2 [
"matched_tokens " => array:4 [
0 => "AC97 "
1 => "Audio "
2 => "Controller "
3 => "audio "
]
"snippet " => "The Beyond <mark>AC97</mark> <mark>Audio</mark> <mark>Controller</mark> IP Core enables <mark>audio</mark> "
]
]
"highlights " => array:2 [
0 => array:3 [
"field " => "text_high_priority "
"matched_tokens " => array:3 [
0 => "AC97 "
1 => "Audio "
2 => "Controller "
]
"snippet " => "<mark>AC97</mark> <mark>Audio</mark> <mark>Controller</mark> Beyond Semiconductor "
]
1 => array:3 [
"field " => "text_low_priority "
"matched_tokens " => array:4 [
0 => "AC97 "
1 => "Audio "
2 => "Controller "
3 => "audio "
]
"snippet " => "The Beyond <mark>AC97</mark> <mark>Audio</mark> <mark>Controller</mark> IP Core enables <mark>audio</mark> "
]
]
"text_match " => 1763185779750731778
"text_match_info " => array:7 [
"best_field_score " => "3315704397824 "
"best_field_weight " => 15
"fields_matched " => 2
"num_tokens_dropped " => 0
"score " => "1763185779750731778 "
"tokens_matched " => 3
"typo_prefix_score " => 0
]
]
2 => array:5 [
"document " => array:48 [
"asic.foundry " => []
"asic.foundry_node " => []
"asic.foundry_node_process " => []
"asic.node " => []
"asic.node_foundry " => []
"blockdiagram " => "/upload/catalog/product/blockdiagram/21280/icon_ac97-controller-iip-67b5d694587b3.png.webp "
"category.id " => array:1 [
0 => 787
]
"category.name " => array:1 [
0 => "AC'97 IP Cores "
]
"category.slug " => []
"created_at " => 1739923200
"id " => "21280 "
"keyfeatures " => """
<ul>\r\n
\t <li>Compliant with AC'97 2.2 specification</li>\r\n \t <li>Supports AC'97 audio codec functionality</li>\r\n \t <li>Supports variable and fixed sample rate support</li>\r\n \t <li>Supports 16, 18 and 20 bit sample size support</li>\r\n \t <li>Supports 6 output channel surround sound</li>\r\n \t <li>Supports stereo input channel</li>\r\n \t <li>Supports mono microphone channel</li>\r\n \t <li>Supports external DMA engine</li>\r\n \t <li>Fully synthesizable</li>\r\n \t <li>Static synchronous design</li>\r\n \t <li>Positive edge clocking and no internal tri-states</li>\r\n \t <li>Scan test ready</li>\r\n \t <li>Simple interface allows easy connection to microprocessor/microcontroller devices</li>\r\n </ul>
"""
"keyfeatures_cn " => ""
"keywords " => ""
"logo " => "smartdv2-66bb477aa35f7.webp "
"logo2 " => "smartdv2-66bb477aa35f7.webp "
"name " => "asic.node "
"overview " => """
<p>AC'97 CONTROLLER interface provides full support for the AC'97 CONTROLLER synchronous serial interface, compatible with AC'97 2.2 specification. Through its AC'97 CONTROLLER compatibility, it provides a simple interface to a wide range of low-cost devices. AC'97 CONTROLLER IIP is proven in FPGA environment. The host interface of the AC'97 CONTROLLER can be simple interface or can be AMBA APB, AMBA AHB, AMBA AXI, VCI, OCP, Avalon, PLB, Tilelink, Wishbone or Custom protocol.</p>\r\n
\r\n <p>AC97 Controller IIP is supported natively in <strong>Verilog and VHDL</strong></p>
"""
"overview_cn " => ""
"partnumber " => "AC97 Controller IIP "
"priority " => 1
"priority_taxo " => 1
"productTypes " => array:1 [
0 => "sip "
]
"provider.id " => 179
"provider.name " => "SmartDV Technologies "
"provider.object " => "{"id":179,"name":"SmartDV Technologies","providerslug":"smartdv-technologies"} "
"provider.priority " => 126
"provider.slug " => "smartdv-technologies "
"published_as_new_at " => 0
"seofeatures " => """
<ul>\r\n
\t <li>Compliant with AC'97 2.2 specification</li>\r\n \t <li>Supports AC'97 audio codec functionality</li>\r\n \t <li>Supports variable and fixed sample rate support</li>\r\n \t <li>Supports 16, 18 and 20 bit sample size support</li>\r\n </ul>
"""
"seofeatures_cn " => ""
"shortdescription " => "AC97 Controller IIP "
"shortdescription_cn " => ""
"slug " => "ac97-controller-iip-ip "
"sortable_id " => 21280
"taxo0 " => array:1 [
0 => 1
]
"taxo1 " => array:1 [
0 => 7
]
"taxo2 " => array:1 [
0 => 785
]
"taxo3 " => array:1 [
0 => 787
]
"taxo4 " => []
"taxo5 " => []
"taxo6 " => []
"taxo7 " => []
"taxo8 " => []
"text_high_priority " => "AC97 Controller IIP SmartDV Technologies "
"text_low_priority " => """
AC'97 CONTROLLER interface provides full support for the synchronous serial compatible with 2.2 specification. Through its compatibility it a simple to wide range of low-cost devices. IIP is proven in FPGA environment. The host can be or AMBA APB AHB AXI VCI OCP Avalon PLB Tilelink Wishbone Custom protocol.\r\n
\r\n AC97 Controller supported natively Verilog and VHDL \r\n
\t Compliant specification\r\n \t Supports audio codec functionality\r\n \t Supports variable fixed sample rate support\r\n \t Supports 16 18 20 bit size 6 output channel surround sound\r\n \t Supports stereo input channel\r\n \t Supports mono microphone external DMA engine\r\n \t Fully synthesizable\r\n \t Static design\r\n \t Positive edge clocking no internal tri-states\r\n \t Scan test ready\r\n \t Simple allows easy connection microprocessor/microcontroller devices\r\n text_medium_priority " => ""
"updated_at " => 1756480554
]
"highlight " => array:2 [
"text_high_priority " => array:2 [
"matched_tokens " => array:2 [
0 => "AC97 "
1 => "Controller "
]
"snippet " => "<mark>AC97</mark> <mark>Controller</mark> IIP SmartDV Technologies "
]
"text_low_priority " => array:2 [
"matched_tokens " => array:3 [
0 => "AC97 "
1 => "Controller "
2 => "audio "
]
"snippet " => """
Tilelink Wishbone Custom protocol.\r\n
\r\n <mark>AC97</mark> <mark>Controller</mark> supported natively Verilog and VHDL \r\n
\t Compliant specification\r\n \t Supports <mark>audio</mark> codec functionality\r\n \t Supports variable ]
]
"highlights " => array:2 [
0 => array:3 [
"field " => "text_low_priority "
"matched_tokens " => array:3 [
0 => "AC97 "
1 => "Controller "
2 => "audio "
]
"snippet " => """
Tilelink Wishbone Custom protocol.\r\n
\r\n <mark>AC97</mark> <mark>Controller</mark> supported natively Verilog and VHDL \r\n
\t Compliant specification\r\n \t Supports <mark>audio</mark> codec functionality\r\n \t Supports variable ]
1 => array:3 [
"field " => "text_high_priority "
"matched_tokens " => array:2 [
0 => "AC97 "
1 => "Controller "
]
"snippet " => "<mark>AC97</mark> <mark>Controller</mark> IIP SmartDV Technologies "
]
]
"text_match " => 1763176949298495490
"text_match_info " => array:7 [
"best_field_score " => "2211897868288 "
"best_field_weight " => 15
"fields_matched " => 2
"num_tokens_dropped " => 0
"score " => "1763176949298495490 "
"tokens_matched " => 3
"typo_prefix_score " => 0
]
]
]
"out_of " => 18250
"page " => 1
"request_params " => array:4 [
"collection_name " => "product_semiiphub "
"first_q " => "AC'97 Audio Controller "
"per_page " => 10
"q " => "AC'97 Audio Controller "
]
"search_cutoff " => false
"search_time_ms " => 6
]
]
]
Ac'97 audio controller
IP
AC'97 Audio Controller
IP
