2nm MIPI D-PHY c-phy IP
Filter
Compare
123
IP
from 15 vendors
(1
-
10)
-
MIPI D-PHY / C-PHY Combo IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- Compliant to MIPI Alliance Standard for C-PHY specification Version 1.2
- Compliant to MIPI Alliance Standard for D-PHY specification Version 1.2
-
MIPI C-PHY v2.0 D-PHY v2.1 RX 3 trios/4 Lanes in TSMC (N5, N3)
- Compliant with the latest MIPI C-PHY and D-PHY specifications
- Fully verified IP available in TX, RX, or master and slave configuration, including all analog and digital circuitry
- D-PHY mode includes a clock lane and two or four data lanes, each supporting a maximum of 6.5Gb/s per lane in high- speed modes
- C-PHY mode includes two or three trios, each supporting a maximum of 6.5Gs/s per trio in high-speed modes
-
MIPI C-PHY v2.0 D-PHY v2.1 RX 2 trios/2 Lanes in TSMC (N3E, N3P)
- Compliant with the latest MIPI C-PHY and D-PHY specifications
- Fully verified IP available in TX, RX, or master and slave configuration, including all analog and digital circuitry
- D-PHY mode includes a clock lane and two or four data lanes, each supporting a maximum of 6.5Gb/s per lane in high- speed modes
- C-PHY mode includes two or three trios, each supporting a maximum of 6.5Gs/s per trio in high-speed modes
-
MIPI C-PHY v1.0 D-PHY v1.2 TX 2 trios/2 Lanes in TSMC (12nm, N5, N3P)
- Compliant with the latest MIPI C-PHY and D-PHY specifications
- Fully verified IP available in TX, RX, or master and slave configuration, including all analog and digital circuitry
- D-PHY mode includes a clock lane and two or four data lanes, each supporting a maximum of 6.5Gb/s per lane in high- speed modes
- C-PHY mode includes two or three trios, each supporting a maximum of 6.5Gs/s per trio in high-speed modes
-
MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, 12nm, N7, N6, N5, N3E)
- Compliant with the latest MIPI C-PHY and D-PHY specifications
- Fully verified IP available in TX, RX, or master and slave configuration, including all analog and digital circuitry
- D-PHY mode includes a clock lane and two or four data lanes, each supporting a maximum of 6.5Gb/s per lane in high- speed modes
- C-PHY mode includes two or three trios, each supporting a maximum of 6.5Gs/s per trio in high-speed modes
-
MIPI C-PHY v1.0 D-PHY v1.2 TX 3 trios/4 Lanes in TSMC (16nm, 12nm, N7, N6, N5, N3P)
- Compliant with the latest MIPI C-PHY and D-PHY specifications
- Fully verified IP available in TX, RX, or master and slave configuration, including all analog and digital circuitry
- D-PHY mode includes a clock lane and two or four data lanes, each supporting a maximum of 6.5Gb/s per lane in high- speed modes
- C-PHY mode includes two or three trios, each supporting a maximum of 6.5Gs/s per trio in high-speed modes
-
MIPI C-PHY v2.0 D-PHY v2.1 RX 2 trios/2 Lanes in TSMC (N5A)
- Compliant with the latest MIPI C-PHY and D-PHY specifications
- Fully verified IP available in TX, RX, or master and slave configuration, including all analog and digital circuitry
- D-PHY mode includes a clock lane and two or four data lanes, each supporting a maximum of 6.5Gb/s per lane in high- speed modes
- C-PHY mode includes two or three trios, each supporting a maximum of 6.5Gs/s per trio in high-speed modes
-
MIPI C-PHY v1.0 D-PHY v1.2 RX 2 trios/2 Lanes in TSMC (12nm, N5)
- Compliant with the latest MIPI C-PHY and D-PHY specifications
- Fully verified IP available in TX, RX, or master and slave configuration, including all analog and digital circuitry
- D-PHY mode includes a clock lane and two or four data lanes, each supporting a maximum of 6.5Gb/s per lane in high- speed modes
- C-PHY mode includes two or three trios, each supporting a maximum of 6.5Gs/s per trio in high-speed modes
-
MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, N7, N5A)
- Compliant with the latest MIPI C-PHY and D-PHY specifications
- Fully verified IP available in TX, RX, or master and slave configuration, including all analog and digital circuitry
- D-PHY mode includes a clock lane and two or four data lanes, each supporting a maximum of 6.5Gb/s per lane in high- speed modes
- C-PHY mode includes two or three trios, each supporting a maximum of 6.5Gs/s per trio in high-speed modes
-
MIPI C-PHY v1.2 D-PHY v2.1 TX 2 trios/2 Lanes in TSMC (16nm) for Automotive
- Compliant with the latest MIPI C-PHY and D-PHY specifications
- Fully verified IP available in TX, RX, or master and slave configuration, including all analog and digital circuitry
- D-PHY mode includes a clock lane and two or four data lanes, each supporting a maximum of 6.5Gb/s per lane in high- speed modes
- C-PHY mode includes two or three trios, each supporting a maximum of 6.5Gs/s per trio in high-speed modes