USB 3.0 OTG PHY IP, UMC 40nm LP process
Overview
USB 3.0 PHY, UMC 40nm Logic/Mixed-Mode Low Power/RVT+LVT process.
Technical Specifications
Foundry, Node
UMC 40nm LP
UMC
Pre-Silicon:
40nm
LP