USB 3.0 OTG PHY IP, UMC 40nm LP process
Overview
USB 3.0 PHY, UMC 40nm Logic/Mixed-Mode Low Power/RVT+LVT process.
Technical Specifications
Foundry, Node
UMC 40nm LP
UMC
Pre-Silicon:
40nm
LP
Related IPs
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process
- 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process
- USB 3.0 femtoPHY - UMC 22ULP18 x1 OTG, North/South Poly Orientation
- USB 3.0 femtoPHY - UMC 28HLP18 x1 OTG, North/South Poly Orientation
- USB 3.0 femtoPHY - UMC 28HPC18 x1 OTG, North/South Poly Orientation
- USB 3.0 PHY - FUJ 40LP25 x1 OTG