UMC 80nm LL/eHV Process synchronous Via ROM memory compiler
Overview
UMC 80nm LL/eHV Process synchronous Via ROM memory compiler
Technical Specifications
Foundry, Node
UMC 80nm
UMC
Pre-Silicon:
80nm
Related IPs
- Silterra 0.18um ULL Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Via ROM Compiler
- UMC 0.162um eFalsh/LL One Port Register File_x005F_x000D_ memory compiler
- Silterra 0.11um ULL Single-Port/Dual-Port SRAM, Single-Port Register File and Via ROM Compiler
- VeriSilicon SMIC 0.13um Synchronous programmable Via1 ROM compiler,Memory Array Range:128 to 1Mega Bits
- VeriSilicon GSMC 0.18um Synchronous Low Power Via1 ROM Compiler, Memory Array Range:128 to 2Mega Bits
- SMIC 90nmLL Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Via1 ROM Compiler