UMC 55nm ULP process ROM compiler with HVT peripheral
Overview
UMC 55nm ULP process ROM compiler with HVT peripheral
Technical Specifications
Foundry, Node
UMC 55nm Logic/Mixed_Mode uLP
UMC
Pre-Silicon:
55nm
Related IPs
- SMIC 0.13um 90% shrunk HVT Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler
- SMIC 0.13um HVT Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.
- UMC 28nm HPC Logic Process Via ROM Low Power Compiler with HVT peripheral
- 128x8 Bits OTP (One-Time Programmable) IP, TSMC 55nm LP 1.2V/2.5V & ULP 0.9V/2.5V Mixed-Signal, General Purpose Process
- SMIC 0.15umLV Single-Port/Dual-Port SRAM, Single-Port/Two-Port Register File and Diffusion ROM Compiler